Answers Database


2.1i: TRCE - The number of logic levels reported differently when different trce options are used


Record #6166

Product Family: Software

Product Line: FPGA Implementation

Product Part: trce

Product Version: 2.1i

Problem Title:

2.1i: TRCE - The number of logic levels reported differently when different trce options are used



Problem Description:
Urgency: Standard

General Description:
The default analysis trce report generated by "trce design.ncd"
shows different number of logic levels than the advanced
analysis report generated by "trce -a design.ncd" in the
"Default period analysis" section.


Solution 1:

The correct number of logic levels is reported in the
Advance Analysis report generated by "trce -a design.ncd"
or in the Timing Analyzer GUI, select the Analyze menu, the
Advance Design, will also give the correct number of
logic levels.

A verbose report generated by "trce -v design.ncd" or
in the Timing Analyzer GUI, select the Analyze -> Timing
Constraints -> Report Paths in Timing Constraints..

This will be fixed in a future release of the software.




End of Record #6166 - Last Modified: 08/04/99 15:14

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!