Answers Database


1.5i: 9500XL: Hitop : BUFT and Clock polarity inverted


Record #6184

Problem Title:

1.5i: 9500XL: Hitop : BUFT and Clock polarity inverted


Problem Description:

Urgency:   Hot

General Description: A problem was detected on a few select cases
with designs showing inverted output from a clock signal or obuft.


Solution 1:

Please refer to solution 6427 for the ftp site location of the patch to be
installed on top of 1.5i with Service Pack 2. (http://www.xilinx.com/techdocs/6427.htm)

For a temporary workaround you can place a keep attribute on the tristate
signal to prevent the polarity inversion.




End of Record #6184 - Last Modified: 12/20/99 12:56

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!