Answers Database


M1.5i/2.1i: Timing Analyzer: There is a limit to the number of paths reported per timing constraint, 4096.


Record #6226

Product Family: Software

Product Line: FPGA Implementation

Product Part: Timing Analyzer

Product Version: 1.5is2

Problem Title:
M1.5i/2.1i: Timing Analyzer: There is a limit to the number of paths reported per timing constraint, 4096.



Problem Description:
Urgency: Standard

General Description:
In running trace, the timing analyzer, the user generates a report
containing an unlimited number of paths reported per timing constraint.
There is a hard limit to how many are actually reported, which is 4096 paths.


Solution 1:

The path report limit is 4096. The user will have to customize his reports
to specific paths.




End of Record #6226 - Last Modified: 07/13/99 15:18

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!