Answers Database


TRCE/Timing Analyzer 2.1i: Elements are analyzed by Period and not FROM:THRU:TO


Record #6240

Product Family: Software

Product Line: FPGA Implementation

Product Part: Timing Analyzer

Product Version: 2.1i

Problem Title:
TRCE/Timing Analyzer 2.1i: Elements are analyzed by Period and not FROM:THRU:TO


Problem Description:
Urgency: Standard

General Description:
Elements are showing up in the Period constraint
and not in the FROM:THRU:TO. Why is this
happening?



Solution 1:

These particular constraints are an exception that
cannot be honored due to overlapping timegroup
definitions interacting such that the FROM:THRU:TO
constraints doesn't appear to be a subset of the
period constraint to the tools.

This involves a slow exception of intersecting paths
(where no proper subset condition exists due to
interactions with other constraints).

So, the constraints can overlap other constraints,
but don't overlap to many times.




End of Record #6240 - Last Modified: 11/22/99 15:38

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!