Answers Database


2.1i: Fpga_editor; Adding probes to Virtex, the banking information is required.


Record #6413

Product Family: Software

Product Line: Merged Core

Product Part: FPGA Editor

Problem Title:
2.1i: Fpga_editor; Adding probes to Virtex, the banking information is required.


Problem Description:
Urgency: Standard

General Description:
When adding a probe to a Virtex design, the I/O banking
information is not used and it leaves the particular I/O
unchecked.


Solution 1:

The workaround is to check the correct box for the particular
IOB, depending on the I/O standard that is in that bank.

This will be fixed in a future release.




End of Record #6413 - Last Modified: 06/26/99 11:54

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!