Answers Database


2.1i: FPGA Editor - The net names shown by the block edit window are truncated to the last 14 characters


Record #6441

Product Family: Software

Product Line: Merged Core

Product Part: FPGA Editor

Problem Title:

2.1i: FPGA Editor - The net names shown by the block edit window are truncated to the last
14 characters



Problem Description:
Urgency: Standard

General Description:
The block editor (editblock) window seems to truncate the net
names for global logical nets PWR and GND when exceeding
14 characters.


Solution 1:

To view the full signal name, click on the port near the name, the
full signal name of the net will be displayed in the history area at
the bottom of the FPGA Editor window.




End of Record #6441 - Last Modified: 06/28/99 08:36

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!