Answers Database


2.1i: Timing Analyzer: "Opening Design" dialog dissappears long before design is finished loading


Record #6486

Product Family: Software

Product Line: FPGA Implementation

Product Part: Timing Analyzer

Product Version: 2.1i

Problem Title:

2.1i: Timing Analyzer: "Opening Design" dialog dissappears long before design is finished loading



Problem Description:
Urgency: Standard

General Description:
Timing Analyzer displays an "Opening Design" dialog while an FPGA
design is being loaded and an "Opening Physical Constraints" dialog
while a PCF is being loaded. Timing Analyzer now loads speed data
when a design or PCF is loaded, but the "Opening" dialog is not
displayed while the speeds data is loading. The user can not do
anything while the speed data is being loaded.


Solution 1:

The design will eventually load (be patient). This is a known issue
and will be addressed in a future release.




End of Record #6486 - Last Modified: 06/30/99 08:58

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!