Answers Database


V2.1, V1.5i COREGEN, FOUNDATION: Virtex block RAM generated by CORE Generator does not simulate initial values properly in Foundation functional simulation


Record #6527

Product Family: Software

Product Line: LogiCore

Product Part: Coregen IP Modules

Problem Title:
V2.1, V1.5i COREGEN, FOUNDATION: Virtex block RAM generated by CORE Generator does not simulate initial values properly in Foundation functional simulation



Problem Description:
Urgency: Standard

General Description: When Coregen is used to create block RAM and is
initialized using a .COE file, the RAM does not initialize properly in Foundation functional simulation. Zeros appear on the output of the block ram,
regardless of the inital values set in the .COE file.



Solution 1:

A workaround is to run the design through Translate in the Design Manager,
then run a Checkpoint Gate level Simulation from the Foundation Project
Manager (Tools --> Simulation/Verification --> Checkpoint Gate Simulation
Control). This will include the initial values taken from the .COE file, and
properly simulate the design in the Foundation Simulator.




End of Record #6527 - Last Modified: 08/11/99 17:52

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!