Answers Database


M1.5is2, par - access violation (0xc0000005), address 0x01d03564, invalid page fault in module libx45rt.dll, core dump


Record #6597

Product Family: Software

Product Line: FPGA Implementation

Product Part: par

Product Version: 1.5is2

Problem Title:
M1.5is2, par - access violation (0xc0000005), address 0x01d03564, invalid page fault in module libx45rt.dll, core dump



Problem Description:
urgency : standard

general description: when running design through par, after the
words :

Starting router resource preassignment

are printed to the flow engine, par crashes with :

WinNT: access violation (0xc0000005), address 0x01d03564

Win9x: invalid page fault in module libx45rt.dll

UNIX : core dump


Solution 1:

This problem can be traced back to a global buffer
existing in the design which does not drive any loads.

The issue has been addressed in the M2.1i version of Software.




End of Record #6597 - Last Modified: 09/09/99 10:01

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!