Answers Database


Virtex: What happens to the I/O pins of the Virtex device during power ramp up.


Record #6670

Product Family: Hardware

Product Line: Virtex

Product Part: Virtex General Hardware

Problem Title:
Virtex: What happens to the I/O pins of the Virtex device during power ramp up.


Problem Description:
Urgency: Standards

Problem Description:
What happens to the I/O pins druing Vccint and Vcco ramp up.


Solution 1:

The User IOBs are designed to be held in the Hi-Z state during the
VCCint and VCCO ramps. They will be held in this state until the
power on reset pulse has completed. The mode pins are sampled
as soon as the power is applied. At this point the PULLUPs will be
added to the IOBs if the mode requires them.




End of Record #6670 - Last Modified: 01/17/00 14:58

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!