Answers Database
1.5is2 Map : FATAL_ERROR:baste:bastetspec.c:1197:1.87.18.4 - Failed to create DP_PATHDELAY_FROMTO for tspec
Record #6794
Product Family: Software
Product Line: FPGA Implementation
Product Part: map
Product Version: 1.5is2
Problem Title:
1.5is2 Map : FATAL_ERROR:baste:bastetspec.c:1197:1.87.18.4 - Failed to create
DP_PATHDELAY_FROMTO for tspec
Problem Description:
Urgency: Standard
Problem Description : When a FROMTO constraint is placed on a pad driving an IBUF ending
at the G input of a IFFX Latch, the following error is issued by map:
FATAL_ERROR:baste:bastetspec.c:1197:1.87.18.4 - Failed to create
DP_PATHDELAY_FROMTO for tspec TSlat Process will terminate. Please call
Xilinx support.
Solution 1:
A sample timing constraint is :
NET "TEST" TNM_NET = "TNMclk";
TIMESPEC "TSlat" = FROM "TNMclk" TO "LATCHES" 10.000000 ns;
The above constraint caused the error message. A work around is to replace
the above constraint with the one below.
NET TEST2 MAXDELAY=10 ns;
Where TEST2 is the output of the IBUF or BUFG that drives the input of the
latch.
This problem has been fixed fpr version 2.1i.
End of Record #6794 - Last Modified: 09/09/99 10:06 |
