Answers Database


2.1i Timing Analyzer: TA only produces a summary report of constraints with no paths for advanced analysis.


Record #6825

Product Family: Software

Product Line: FPGA Implementation

Product Part: Timing Analyzer

Product Version: 2.1i

Problem Title:

2.1i Timing Analyzer: TA only produces a summary report of constraints with no paths for advanced analysis.



Problem Description:
Urgency: Standard

General Description:
When setting 'Options' -> 'Report Options...' to either 'No Limit' or 'Limit
Report To:' Timing Analyzer will only produce a 'Summary' report (there will not be any paths shown in the report) for 'Analyze' -> 'Advanced Design'.


Solution 1:

Workaround is to do verbose (TRCE -v 5) or unconstrainted (TRCE -e 5)
report from the command line or the Timing Analyzer GUI with the Report
Paths in Timing Constraints or Report Paths Failing Timing Constraints.

This issue has been resolved in a Service Pack for 2.1i:

http://support.xilinx.com/support/techsup/sw_updates




End of Record #6825 - Last Modified: 10/15/99 15:23

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!