Answers Database


M1.5i: Timing: BLOCKRAMA not being included in RAMS Timegroup in Virtex Timing Constraints


Record #6836

Product Family: Software

Product Line: Merged Core

Product Part: Timing

Problem Title:
M1.5i: Timing: BLOCKRAMA not being included in RAMS Timegroup in Virtex Timing Constraints


Problem Description:
Urgency: Standard

General Description:
When defining a timegroup in the timing constraints for a Virtex
device to include all RAMS, BLOCKRAMA is not included when
using the following syntax in a .ucf file:

TIMEGRP "ALLRAMS" = RAMS ("*") ;
or
TIMESPEC TS_01=FROM:FFS:TO:RAMS:12ns;




Solution 1:

If the BLOCKRAM is in a lower level of hierarchy of the
design will result in this situation. The workaround is to
create another timegroup with the following syntax to
include BLOCKRAMA:

TIMEGRP "ALLRAMS" = RAMS("*/*");
or
TIMEGRP "ALLRAMS"=RAMS(*_*);




End of Record #6836 - Last Modified: 07/14/99 08:58

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!