Answers Database


SYNPLIFY: The GR pin is not listed in the EDIF netlist when targetting the XC5200


Record #6901

Problem Title:
SYNPLIFY: The GR pin is not listed in the EDIF netlist when targetting the XC5200


Problem Description:
Urgency: Hot

General Description:
In a XC5200 family design with asynchronous resets
flip-flops and an instantiated STARTUP cell, the GR pin
is not listed in the EDIF netlist.


Solution 1:

Change the output format from EDIF to XNF.




End of Record #6901 - Last Modified: 06/28/99 11:09

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!