Answers Database


Foundation 1.5isp2 Simulator: What is the difference between .des (simulation) and .tve (waveform) files?


Record #6926

Product Family: Software

Product Line: Aldec

Product Part: Foundation Logic Simulator

Product Version: 1.5is2

Problem Title:
Foundation 1.5isp2 Simulator: What is the difference between .des (simulation) and .tve (waveform) files?



Problem Description:
Urgency: standard

General Description: What is the difference between .des (simulation)
and .tve (waveform) files?


Solution 1:

Saving and loading signals and stimulators (.tve)

If you save or load waveforms using binary (.TVE) format, all stimuli are
saved/loaded with waveforms. Currently defined formulas are stored
automatically in the file project_name.frm and loaded at the simulator startup. If the automatic backup option (select Option - Preferences from menu and
choose General tab) is set the active waveforms could be stored automatically
with the selected time period.

NOTE: Do not use the Save Simulation State option to save signals/stimulators.
Saved simulation state will not work if you make changes in your circuit.

The Save Waveform window allows saving the displayed signal waveforms
in a binary test vector file or in a text (ASCII) test vector file.



Solution 2:

Extracts from the Foundation Simulator On-line Help:

Save/Load Simulation State files (.des)

Simulation files represent work in progress. They contain the design status that existed in the Foun dation simulator after the last simulation step. This simulation status is stored in a set of design
  tables that contain information about device connections, waveform diagrams, states of sequential l
ogical devices, JEDEC fuse maps, hex files, position of switches and jumpers, simulation settings, e tc.
Simulation files represent a concrete schematic design implementation. If that schematic undergoes a ny changes, a new design file has to be generated for the schematic.

Simulation data is created on-the-fly during loading of a schematic netlist. This design data is con tinuously updated with new test vectors, hex data, JEDEC fuse maps, etc., as they are being loaded i nto the simulator and with a new signal and internal states during simulation. You can save this des ign information at any time using the Save Simulation State option.
You can load and save design files by selecting the Load Simulation State and Save Simulation State options, located in the File menu. They will display Load Simulation window and Save Simulation wind ow, respectively.

NOTE:	Do not use simulation state files (.DES) instead of test vector files. Loaded simulation file
works correctly only if you haven't made any changes in your design since the saving of the file.





End of Record #6926 - Last Modified: 07/14/99 16:15

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!