Answers Database


2.1i Virtex Timing - There are two known issues where back annotated Virtex timing under reports delay.


Record #6964

Product Family: Software

Product Line: FPGA Implementation

Product Part: ngdanno

Product Version: 2.1i

Problem Title:

2.1i Virtex Timing - There are two known issues where back annotated Virtex timing under reports delay.



Problem Description:
There is a loss of delay on the slice YBMUX of 364 - 469 ps.
There is a loss of delay on the SR path of all IOB flops of 577 - 743 ps.
This occurs during physical annotation (no ngm mode).


Solution 1:

This issue is fixed in the latest 2.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates




End of Record #6964 - Last Modified: 11/15/99 14:32

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!