Answers Database


JTAG - What to do with mode pins when using JTAG configuration for a xc4000 (any family) or Spartan/XL


Record #6983

Product Family: Software

Product Line: CPLD Implementation

Product Part: jtagpgmr

Product Version: 1.5is2

Problem Title:
JTAG - What to do with mode pins when using JTAG configuration for a xc4000 (any family) or Spartan/XL



Problem Description:
Urgency : Standard

General Description:

What to do with mode pins during FPGA JTAG configuration


Solution 1:

/INIT should be pulled low upon power up for JTAG configuration.
With INIT low, the values on the mode pins will not be considered,
and can therefore be left hanging.




End of Record #6983 - Last Modified: 01/07/00 13:16

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!