Answers Database


2.1i Virtex PAR - FATAL_ERROR:Route:xvkrtconn.c:116:1.1.2.4 - UNPLACED COMP ENCOUNTERED


Record #7141

Product Family: Software

Product Line: FPGA Implementation

Product Part: par

Product Version: 2.1i

Problem Title:

2.1i Virtex PAR - FATAL_ERROR:Route:xvkrtconn.c:116:1.1.2.4 - UNPLACED COMP ENCOUNTERED


Problem Description:
This error can occur when a carry chain contains one more slice than the
devices column height. The placer breaks the carry chain in two in order
to wrap it. If only one slice remains in the wrapped piece, the placer will fail to place it, which leads to the UNPLCED COMP error:

    FATAL_ERROR:Route:xvkrtconn.c:116:1.1.2.4 - UNPLACED COMP ENCOUNTERED
    Process will terminate. To resolve this error, please consult the Answers Database
    at http://support.xilinx.com

If the slice wrapping issue is involved, the following message can be found
in the .par report:

    WARNING:Place:870 - Carry chain of size 33 exceeds the maximum size of 32. The
    single chain is being split into several pieces. This may incur additional delay.


Solution 1:

The following steps can be used to identify the problem slice and force
it's placement:

1. Load design into FPGA_EDITOR.
2. Auto-place the design:
     Tools->Place->Auto Place All (Coarse Placement)
3. Set List window to display Unplaced Components.
4. Select unplaced slice component.
5. Shift Select appropriate slice location (top row).
6. Manually Place the slice.
     Tools->Place->Manual Place
7. Select placed component and select "attrib" button.
8. From Physical Constraints tab select "Lock Placement".
9. Save design and re-submit to PAR.

This problem is scheduled to be fixed in the first major release (as yet unnamed) following the 2.1i release.




End of Record #7141 - Last Modified: 07/30/99 09:51

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!