Answers Database


2.1i Virtex Map - Map creates bad .pcf constraints from floorplanner constraints.


Record #7325

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 2.1i

Problem Title:

2.1i Virtex Map - Map creates bad .pcf constraints from floorplanner constraints.


Problem Description:
Map creates incorrect site name syntax leading to the following PAR warnings:

WARNING:Ncd:220 - The SITE "CLB_R1C1" specified in the .PCF file was not found
    in the design. Please verify that:
    1. the specified SITE actually exists in the original design, and
    2. the specified SITE record in the .PCF file is spelled correctly.
WARNING:Ncd:216 - Ignoring constraint <COMPGRP "$macro_FRED" LOCATE = SITE
    "CLB_R1C1":"CLB_R10C10" LEVEL 4;> because site, "CLB_R1C1":"CLB_R10C10", not
    found

The site names involved should have wildcarded slice specifications, i.e. CLB_R1C1.*.


Solution 1:

This problem is fixed in the latest 2.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates/




End of Record #7325 - Last Modified: 10/18/99 09:39

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!