Answers Database


2.1i Virtex Map - Mapped design results in sourceless net leading to DRC errors.


Record #7364

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 2.1i

Problem Title:

2.1i Virtex Map - Mapped design results in sourceless net leading to DRC errors.


Problem Description:
Urgency: HOT

General Description:
Mapped design results in sourceless net leading to DRC errors:

    ERROR:DesignRules:368 - Netcheck: Sourceless. Net
    Net_Name has no source.

The problem was determined to be related to the packing of a DPRAM
and XORCY driven by the DPO pin of the DPRAM, into the same slice.


Solution 1:

This problem is fixed in the latest 2.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates/




End of Record #7364 - Last Modified: 10/18/99 09:32

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!