Answers Database


XPLA PC-ISP Programmer: Generating ATE vectors.


Record #7565

Product Family: Software

Product Line: CoolRunner

Product Part: XPLA ISP

Problem Title:

XPLA PC-ISP Programmer:	Generating ATE vectors.


Problem Description:
Urgency: Hot

General Description: How do I generate ATE vectors?


Solution 1:

Please Note: the PC-ISP Programmer will generate vectors for the
Teradyne and HP testers only. Genrad users will need to use a special
SVF2DTS conversion program.

Using the PC-ISP Programmer Software follow these steps:

    1.Launch the ISP software. It will say that it cannot find a JTAG
    device if you do not have a board attached to the cable. If you do
    not want to attach a board, then you can force the software by
    selecting Port Setup... and forcing in a number of devices in the system.
    2.Get into the Off-Line Programming mode by selecting
    Help|Output/Debug Options...
    3.Place a check mark in the "Off-Line programming (no I/O port
    access)" box.
    4.Push the OK button. At this point you should see a red
    "<<OFF-LINE>>" message next to the Execute button.
    5.Set up the desired Device Name and Design File Name as usual.
    6.Save the file as a *.jcd file by selecting File|Save JCD File...
    7.Type in the name of the new *.jcd file in the subsequent window
    and press the Save button. The directory where you have placed
    the *.jcd file will also be the location of your newly generated ATE
    file. NOTE: If this step is NOT performed, the ATE file will be located
    in the directory where the PC-ISP Programmer software is located
    with a filename of temp.svf, temp.vcf or temp.nh depending on the
    type of ATE file you choose in the following steps.
    8.From the Output Off pull-down menu, select the desired ATE file
    to be generated. This will cause the pull-down menu to say Output
    On.
    9.Press the Execute button. This will generate the ATE file and will be
    located in the directory as explained above.




End of Record #7565 - Last Modified: 10/11/99 16:53

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!