Answers Database


XPLA2: How to use the global clocks, global reset, and global tri-states in the XPLA2?


Record #7656

Product Family: Hardware

Product Line: R3000

Product Part: R3320

Product Version: XPLA2

Problem Title:
XPLA2: How to use the global clocks, global reset, and global tri-states in the XPLA2?


Problem Description:
Urgency: Hot

General Description: How do I use the XPLA2 global clocks, global
reset, and global tri-state?


Solution 1:

There are 8 global clocks available - the fitter will place clock inputs on
the global clock networks as needed or the designer can assign an input
clock to one of the global clock pins.

There is a global reset and a global tri-state available in this family of
devices.

The global reset is active low and resets ALL flip-flops in the device. The
designer can assign this input signal to the global reset pin. The global
reset signal is active low, so the source file must describe the function
of this input as an active-low reset. If this signal is described otherwise,
the fitter will issue an error that it could not make this assignment.

The global tri-state function is active high (i.e. ALL outputs are tri-stated
when the signal is '1') and is utilized in the same manner as the global
reset function.

Global Tri-state is enabled in the control file. For Schematic based designs,
in the "Properties" window you can right click on the Control file field and
select a control file *.ctl. This is a text file that contains special information that you specify. This is discussed in the XPLA Professional User's manual
and is also discussed in the Answers/Solutions database.

The GTS cannot be specified from the schematic.
It is only implied since you cannot draw it in the schematic.

GTS is active low in XPLA1 devices and active high in XPLA2 devices.




End of Record #7656 - Last Modified: 10/14/99 17:45

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!