Answers Database


TRCE/Timing Analyzer 2.1i: Clock DLLs with period constraints appear in the reports as if they are not constrained


Record #7703

Problem Title:
TRCE/Timing Analyzer 2.1i: Clock DLLs with period constraints appear in the reports as if they are not constrained



Problem Description:
Urgency: Standard

General Description:
Period constraints on clock DLLs get pushed to the appropriate clock output port on the DLL. 'Report Paths not Covered by Timing Constraints' report in Timing
Analyzer now reports the DLL as not being constrained. The DLL is in fact
constrained, but the actual constraint gets pushed through the DLL, so Timing
Analyzer thinks that the DLL is not constrained.


Solution 1:

Solution:

Ignore the paths covered by 'constrained' DLLs.




End of Record #7703 - Last Modified: 09/24/99 12:20

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!