Answers Database


2.1i 4K* Map - Packing error fails to list the comps involved.


Record #7795

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 2.1i

Problem Title:

2.1i 4K* Map - Packing error fails to list the comps involved.


Problem Description:
Urgency: Standard

General Description:
A case has been seen where using the .mfp file results in a pack error that does not list the components involved.

    ERROR:OldMap:532 - Unable to obey design constraints which require the
    combination of the following symbols into a single CLB:
    There are two resources that require the F function generator. These symbols
    share the same LOC parameter.


Solution 1:

The reason no symbols are listed is that none of the symbols getting packed into the CLB are of a type that can be constrained and get reported on (flops, latches, carry, RAM, ROM,FMAPs, HMAPs, etc.). These appear to be wide AND gates,
which are not normally allowed to have constraints. Is appears that the Floorplanner is constraining something it shouldn't.




End of Record #7795 - Last Modified: 10/07/99 12:32

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!