Answers Database


4000E/X Configuration: In master mode, how many CCLKs are given after DONE goes high?


Record #7819

Product Family: Hardware

Product Line: 4000XL

Product Part: 4000XL

Problem Title:

4000E/X Configuration: In master mode, how many CCLKs are given after DONE goes high?


Problem Description:
Urgency: Standard

General Description: How many CCLKs will a 4kX part in master mode give after DONE goes high?


Solution 1:

The 4kX part will give 1 more rising edge if the Sync-To-Done capability is selected in the Bitgen o ptions. If Sync-To-Done is not selected, the number of CCLKs given after DONE goes high is determin ed by the number of Startup Cycles left after DONE goes high. The Defaults are:

DONE: C1
OutputsActive: C3
GSRInactive: C4

so 3 rising edges (C2, C3, and C4) will be given after DONE goes high.

Even if other cycles are chosen for OutputsActive and GSRInactive, the number of cycles given will t ake the sequence through C4.
If DONE is selected to go high on C4, there will be no further rising edges after DONE goes high.




End of Record #7819 - Last Modified: 10/13/99 15:58

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!