|
|
|
|
|
|
Answers Database
Hardware Debugger 2.1i: How to do Virtex Readback Verify with the Multilinx cable
Record #7967
Product Family: Software Hardware Debugger 2.1i: How to do Virtex Readback Verify with the Multilinx cable Problem Description: Urgency: Standard General Description: How do you perform a readback verify with a Virtex device with the Multilinx cable? Solution 1: This is an alternate way of doing the same thing: The default settings of the M2_1i software will not automatically let you perform a selectMAP readback verify. How to prepare your design for a selectMAP readback verify: If you have not routed your design, in your top-level Verilog, top-level VHDL, or top-level schematic file, instantiate the CAPTURE_VIRTEX symbol and connect its pins to IPAD's and IBUF's. Next, after your design has finished placement and routing, copy your routed .ncd file to an empty directory and run bitgen with the following options(where 'design' is the name of your ncd file): bitgen -l -m -g readback -g persist:yes design.ncd Note, you can perform the same command-line options above in the Design Manager GUI, but you will need to to use the 'Customize Configuration Options' window to add the -g persist;yes option. After you have rerun bitgen, you will have a .bit file, a .ll file, and a .msk file. Keep these files together in the same directory. Now, connect the MultiLINX cable to your Virtex device and startup the Hardware Debugger. If you have done everything correctly, when you create a new project in the Hardware Debugger, both the 'download' button and 'download and verify' button and 'verify' buttons in the Hardware Debugger GUI will be enabled. If the 'download and verify' and 'verify' buttons are not enabled, then bitstream was not prepared correctly. Remake the bitstream, and check that the CAPTURE_VIRTEX symbol is in your design. Note, if you plan on performing a selectMAP readback verify in your own system, it is not necessary to have the CAPTURE_VIRTEX symbol in your design. In this case with the Hardware Debugger, it is necessary to place the CAPTURE_VIRTEX symbol in your design so the Hardware Debugger can detect that a selectMAP readback is desired. Solution 2: Since readback verify cannot be performed on a Virtex device in serial mode, the Multilinx cable must be used with SelectMAP. The Hardware Debugger checks the .ll file to see if the following line appears: Info Readback=Used This line needs to be added to the end of the .ll file before a readback/verify is performed. If you do not want to edit the .ll file, see Solution 2. End of Record #7967 - Last Modified: 01/12/00 11:51 |
| For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips! |