Answers Database


LogiCORE PCI Virtex: Virtex-E Speed File based design updates


Record #7990

Product Family: Software

Product Line: LogiCORE

Product Part: LogiCORE PCI64

Product Version: 3.0

Problem Title:
LogiCORE PCI Virtex: Virtex-E Speed File based design updates


Problem Description:
Urgency: Standard

General Description: LogiCORE PCI Virtex-E Speed File design updates


Solution 1:

The Virtex-E design files present in this release are based on timing parameters from, and
  intended for use with, the speedfiles shipped with Service Pack 2. As more device
  characterization data is collected, Xilinx will update the speedfiles to more closely model device
  operation.

  Xilinx reserves the right to modify the Virtex-E design files, including the PCI interface pinout,
in
  order to maintain full PCI compliance after speedfile updates occur. To the full extent possible,
  Xilinx will incorporate such modifications without using pinout changes in an effort to provide
  "transparent" design file updates.

 Various warnings may be issued by the Xilinx tools.   However, no errors should occur.




End of Record #7990 - Last Modified: 11/02/99 14:37

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!