Answers Database


2.1i VirtexE PAR - Placer continues even if LVDS IO comps have no locate constraints


Record #8094

Product Family: Software

Product Line: FPGA Implementation

Product Part: par

Product Version: 2.1i

Problem Title:

2.1i VirtexE PAR - Placer continues even if LVDS IO comps have no locate constraints


Problem Description:
Urgency: Standard

General Description:
PAR issues an error when LVDS IO comps have no locate constraints, but it continues to place them as
  if they are regular IOs, thus resulting illegal LVDS placement. This is introduced in CS2 when LVDS
  support codes are added.


Solution 1:

This problem is fixed in the latest 2.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates/




End of Record #8094 - Last Modified: 11/24/99 12:31

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!