Answers Database


2.1i Virtex Map - FDRSE optimized to zero incorrectly.


Record #8143

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 2.1i

Problem Title:

2.1i Virtex Map - FDRSE optimized to zero incorrectly.


Problem Description:
Urgency: Standard

General Description:
A case has been seen where an FDRSE was incorrectly optimized to a constant. The D-input was driven by GND, but because there was a signal on the SET pin, the optimization was not correct. The optimization led to the trimming of an OBUFT bus because the enable pins were constantly inactive.


Solution 1:

This problem is scheduled to be fixed in the next (as yet unnamed)
release following version 2.1i. This release is currently scheduled
for March, 2000.




End of Record #8143 - Last Modified: 12/14/99 17:17

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!