Answers Database 2.1isp3 Virtex Bitgen: Virtex bit file from bitgen with default options causes improper behavior on CLKDLL Record #8321 Product Family: Software Product Line: FPGA Implementation Product Part: bitgen Product Version: 2.1is3 Problem Title: 2.1isp3 Virtex Bitgen: Virtex bit file from bitgen with default options causes improper behavior on CLKDLL Problem Description: Urgency: Hot General Description: NOTE: This solution assumes that you have already installed the SP3 update. A Virtex bit file produced from 2.1iSP3 bitgen is different than that produced from sp2. The DLL feedback will be stuck at high or low, so the DLL will not lock. This would only affect Virtex devices using SP3. VirtexE devices will still work fine. Solution 1: This problem is fixed in the latest 2.1i Service Pack available at: http://support.xilinx.com/support/techsup/sw_updates/ Solution 2: Please see http://support.xilinx.com/techdocs/8244.htm for the previous workarounds. End of Record #8321 - Last Modified: 12/21/99 09:35

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!