Answers Database


SYNPLIFY: How to change BUFG limit from 4 to 8 for Spartan-XL design? (BUFGLS)


Record #8420

Problem Title:
SYNPLIFY: How to change BUFG limit from 4 to 8 for Spartan-XL design? (BUFGLS)


Problem Description:
Keyword:spartanxl, synplicity, clock, infer, global, buffer

Urgency: Standard

General Description:
Synplify limit global buffer insertion to four. However, in some architecture such as Spartan-XL, a design
can use up to eight BUFGLS.


Solution 1:

The following attribute can be set in .sdc file to increase the limit of BUFG insertion in Synplify:


define_global_attribute xc_global buffers (8)




End of Record #8420 - Last Modified: 01/13/00 15:45

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!