

CoolRunner® XPLA3 CPLD

DS012 (v1.3) February 9, 2001

Features

- Fast Zero Power (FZP[™]) design technique provides ultra-low power and very high speed
- Innovative XPLA3 architecture combines high speed with extreme flexibility
- Based on industry's first TotalCMOS™ PLD both CMOS design and process technologies
- Advanced 0.35µ five metal layer E²CMOS process
 - 1,000 erase/program cycles guaranteed
 - 20 years data retention guaranteed
- 3V, In-System Programmable (ISP) using JTAG IEEE 1149.1 interface
 - Full Boundary Scan Test (IEEE 1149.1)
 - Fast programming times
- Ultra-low static power of less than 100 μA
- Support for complex asynchronous clocking
 - 16 product term clocks and four local control term clocks per function block
 - Four global clocks and one universal control term clock per device
- Excellent pin retention during design changes

Advance Product Specification

- 5V tolerant I/O pins
- Input register set up time of 1.7 ns
- Single pass logic expandable to 48 product terms
- High-speed pin-to-pin delays of 5.0 ns
- Slew rate control per output
- 100% routable
- Security bit prevents unauthorized access
- Supports hot-plugging capability
- Design entry/verification using Xilinx or industry standard CAE tools
- Innovative Control Term structure provides:
 - Asynchronous macrocell clocking
 - Asynchronous macrocell register preset/reset
 - Clock enable control per macrocell
- Four output enable controls per function block
- Foldback NAND for synthesis optimization
- Global 3-state which facilitates "bed of nails" testing
- Available in Chip-scale BGA, PLCC, and QFP packages
- Commercial grade and extended voltage industrial grade available

Table 1: CoolRunner XPLA3 Device Family

	XCR3032XL	XCR3064XL	XCR3128XL	XCR3256XL	XCR3384XL
Macrocells	32	64	128	256	384
Usable Gates	800	1600	3200	6400	9600
Registers	32	64	128	256	384
T _{PD} (ns)	5	6	6	7.5	7.5
T _{SU} (ns)	1.7	2	2	2	2
T _{CO} (ns)	3.5	4	4	4.5	4.5
Fsystem (MHz)	175	145	145	140	127

Table 2: CoolRunner XPLA3 Packages and User I/O Pins

	XCR3032XL	XCR3064XL	XCR3128XL	XCR3256XL	XCR3384XL
44-pin PLCC	36	36	-	-	-
44-pin 1mm VQFP	36	36	-	-	-
48-pin 0.8mm CSP	36	40	-	-	-
56-pin 0.5mm CSP	-	48	-	-	-
100-pin 1mm VQFP	-	68	84	-	-
144-pin 0.8mm CSP	-	-	108	-	-
144-pin 1.4mm VQFP	-	-	108	120	-
208-pin PQFP	-	-	-	164	172
256-pin 1.0mm BGA	-	-	-	164	212
280-pin 0.8mm CSP	-	-	-	164	-

© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Family Overview

The CoolRunner XPLA3 (eXtended Programmable Logic Array) family of CPLDs is targeted for low power systems that include portable, handheld, and power sensitive applications. Each member of the XPLA3 family includes Fast Zero Power (FZP) design technology that combines low power and high speed. With this design technique, the XPLA3 family offers true pin-to-pin speeds of 5.0 ns, while simultaneously delivering power that is less than 100 µA at standby without the need for "turbo bits" or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any other CPLD. CoolRunner devices are the only TotalCMOS PLDs, as they use both a CMOS process technology and the patented full CMOS FZP design technique.

The CoolRunner XPLA3 family employs a full PLA structure for logic allocation within a function block. The PLA provides maximum flexibility and logic density, with superior pin locking capability, while maintaining deterministic timing.

XPLA3 CPLDs are supported by WebPACK and WebFITTER from Xilinx and industry standard CAE tools (Cadence/OrCAD, Exemplar Logic, Mentor, Synopsys, Viewlogic, andd Synplicity), using text (ABEL, VHDL, Verilog) and schematic capture design entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms.

The XPLA3 family features also include industry-standard, IEEE 1149.1, JTAG interface through which boundary-scan testing and In-System Programming (ISP) and reprogramming of the device can occur. The XPLA3 CPLD is electrically reprogrammable using industry standard device programmers.

XPLA3 Architecture

Figure 1 shows a high-level block diagram of a 128 macrocell device implementing the XPLA3 architecture. The XPLA3 architecture consists of function blocks that are interconnected by a Zero-power Interconnect Array (ZIA).

The ZIA is a virtual crosspoint switch. Each function block has 36 inputs from the ZIA and contains 16 macrocells.

From this point of view, this architecture looks like many other CPLD architectures. What makes the XPLA3 family unique is logic allocation inside each function block and the design technique used to implement product terms.

Function Block Architecture

Figure 3 illustrates the function block architecture. Each function block contains a PLA array that generates control terms, clock terms, and logic cells. A PLA differs from a PAL in that the PLA has a fully programmable AND array followed by a fully programmable OR array. A PAL array has a fixed OR array, limiting flexibility. Refer to Figure 2 for an example of a PAL and a PLA array. The PLA array receives its inputs directly from the ZIA. There are 36 pairs of true and complement inputs from the ZIA that feed the 48 product terms in the array. Within the 48 P-terms there are eight local control terms (LCT[0:7]) available as control signals to each macrocell for use as asynchronous clocks, resets, presets and output enables. If not needed as control terms, these P-Terms can join the other 40 P-Terms as additional logic resources.

In each function block there are eight foldback NAND product terms that can be used to synthesize increased logic density in support of wider logic equations. This feature can be disabled in software by the user. As with unused control P-Terms, unused foldback NAND P-Terms can be used as additional logic resources.

Sixteen high-speed P-Terms are available at each macrocell for speed critical logic. If wider than a single P-Term logic is required at a macrocell, 47 additional P-Terms can be summed in prior to the VFM (Variable Function Multiplexer). The VFM increases logic optimization by implementing some two input logic funtions before entering the macrocell (see Figure 4).

Each macrocell can support combinatorial or registered logic. The macrocell register accommodates asynchronous presets and resets, and "power on" initial state. A hardware clock enable is also provided for either D or T type registers, and the register clock input is used as a latch enable when the macrocell register is configured as a latch function.






Figure 1: Xilinx XPLA3 CPLD Architecture




Figure 2: PLA and PAL Array Example






Figure 3: Xilinx XPLA3 Function Block Architecture




Figure 4: Variable Function Multiplexer

Macrocell Architecture

Figure 5 shows the architecture of the macrocell used in the CoolRunner XPLA3. Any macrocell can be reset or preset on power-up. Each macrocell register can be configured as a D-, T-, or Latch-type flip-flop, or bypassed if the macrocell is required as a combinatorial logic function.

Each of these flip-flops can be clocked from any one of eight sources or their complements. There are two global synchronous clocks that are selected from the four external clock pins. There is one universal clock signal. The clock input signals CT[4:7] (Local Control Terms) can be individu-

ally configured as either a PRODUCT term or SUM term equation created from the 36 signals available inside the function block.

There are two muxed paths to the ZIA. One mux selects from either the output of the VFM or the output of the register. The other mux selects from the output of the register or from the I/O pad of the macrocell. When the I/O pin is used as an output, the output buffer is enabled, and the macrocell feedback path can be used to feed back the logic implemented in the macrocell. When an I/O pin is used as an input, the output buffer will be 3-stated and the input signal will be fed into the ZIA via the I/O feedback path. The logic



implemented in the buried macrocell can be fed back to the ZIA via the macrocell feedback path.

If a macrocell pin is configured as a registered input, there is a direct path to the register to provide a fast input setup time. If the macrocell is configured as a latch, the register clock input functions as the latch enable, with the latch transparent when this signal is high. The hard-wired clock enable is non-functional when the macrocell is configured as a latch.




Figure 5: XPLA3 Macrocell Architecture

I/O Cell

The OE (Output Enable) multiplexer has eight possible modes (Figure 6). When the I/O Cell is configured as an input, a half latch feature exists. This half latch pulls the input high (through a weak pullup) if the input should float and cross the threshold. This protects the input from staying in the linear region and causing an increased amount of power consumption. This same weak pull up can be enabled in software such that it is always on when the I/O Cell is configured as an input. This weak pull up is automatically turned on when a pin is unused by the design.

The I/O Cell is 5V tolerant when the device is powered. Each output has independent slew rate control (fast or slow) which will assist in reducing EMI emissions.

Outputs are 3.3V PCI electrical specification compatible (no internal clamp diode).

Note that an I/O macrocell used as buried logic that does not have the I/O pin used for input is considered to be unused, and the weak pull-up resistors will be turned on. It is recommended that any unused I/O pins on the XPLA3 family of CPLDs be left unconnected. Dedicated input pins (CLKx/INx) do not have on-chip weak pull-up resistors;

therefore unused dedicated input pins must have external termination. As with all CMOS devices, do not allow inputs to float.




Figure 6: I/O Cell



Timing Model

The XPLA3 architecture follows a timing model that allows deterministic timing in design and redesign. The basic timing model is shown in Figure 7. There is a fast path (T_{LOGI1}) into the macrocell which is used if there is a single product term. The T_{LOGI2} path is used for multiple product term timing. For optimization of logic, the XPLA3 CPLD architecture

includes a Fold-back NAND path (T_{LOGI3}). There is a fast input path to each macrocell if used as an Input Register (T_{FIN}). XPLA3 also includes universal control terms (T_{UDA}) that can be used for synchronization of the macrocell registers in different function blocks. There is slew rate control and output enable control on a per macrocell basis.




Figure 7: XPLA3 Timing Model

JTAG Testing Capability

JTAG is the commonly used acronym for the Boundary Scan Test (BST) feature defined for integrated circuits by IEEE Standard 1149.1. This standard defines input/output pins, logic control functions, and commands that facilitate both board and device level testing without the use of specialized test equipment. XPLA3 devices use the JTAG Interface for In-System Programming/Reprogramming. The JTAG command set is implemented as described in Table 3.

As implemented in XPLA3, the JTAG Port includes four of the five pins (refer to Table 4) described in the JTAG specification: TCK, TMS, TDI, and TDO. The fifth signal defined by the JTAG specification is TRST (Test Reset). TRST is considered an optional signal, since it is not actually required to perform BST or ISP. The XPLA3 saves an I/O pin for general purpose use by not implementing the optional TRST signal in the JTAG interface. Instead, the XPLA3 supports the test reset functionality through the use of its power-up reset circuit.

Port Enable Pin

The Port Enable pin is used to reclaim TMS, TDO, TDI, and TCK for JTAG ISP programming if the user has defined

these pins as general purpose I/O during device programming. For ease of use, XPLA3 devices are shipped with the JTAG port pins enabled. Please note that the Port Enable pin must be low logic level during the power-up sequence for the device to operate properly.

During device programming, the JTAG ISP pins can be left as is or reconfigured as user specific I/O pins. If the JTAG ISP pins have been used for I/O pins, simply applying high logic level to the Port Enable pin converts the JTAG ISP pins back to their respective programming function and the device can be reprogrammed via ISP. After completing the desired JTAG ISP programming function, simply return Port Enable to Ground. This will re-establish the JTAG ISP pins to their respective I/O function. Note that reconfiguring the JTAG port pins as I/Os makes these pins non-JTAG ISP functional until reclaimed by port enable. If the JTAG pins are not required as I/O, port enable should be permanently tied to GND. Pins associated with the JTAG port have internal weak pull ups enabled to terminate the pins. However, in noisy environments, external 10K pull ups are recommended.

The XPLA3 family allows the macrocells associated with these pins to be used as buried logic when the JTAG/ISP function is enabled.



Table 3: XPLA3 Low-level JTAG Boundary-scan Commands

Instruction (Instruction Code)	
Register Used	Description
Sample/Preload (00010) Boundary-scan Register	The mandatory Sample/Preload instruction allows a snapshot of the normal operation of the component to be taken and examined. It also allows data values to be loaded into the latched parallel outputs of the Boundary-scan Shift Register prior to selection of the other boundary-scan test instructions.
Extest (00000) Boundary-scan Register	The mandatory Extest instruction allows testing of off-chip circuitry and board level interconnections. Data would typically be loaded onto the latched parallel outputs of Boundary-scan Shift Register using the Sample/Preload instruction prior to selection of the Extest instruction.
Bypass (11111) Bypass Register	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation. The Bypass instruction can be entered by holding TDI at a constant high value and completing an Instruction-scan cycle.
Idcode (00001) Boundary-scan Register	Selects the Idcode register and places it between TDI and TDO, allowing the Idcode to be serially shifted out of TDO. The Idcode instruction permits blind interrogation of the components assembled onto a printed circuit board. Thus, in circumstances where the component population may vary, it is possible to determine what components exist in a product.
High-Z (00101) Bypass Register	The High-Z instruction places the component in a state which all of its system logic outputs are placed in an inactive drive state (e.g., high impedance). In this state, an in-circuit test system may drive signals onto the connections normally driven by a component output without incurring the risk of damage to the component. The High-Z instruction also forces the Bypass Register between TDI and TDO
Intest (00011) Boundary-scan Register	The Intest instruction selects the boundary scan register preparatory to applying tests to the logic core of the device. This permits testing of on-chip system logic while the component is already on the board

Table 4: JTAG Pin Description

Pin	Name	Description
TCK	Test Clock Input	Clock pin to shift the serial data and instructions in and out of the TDI and TDO pins, respectively.
TMS	Test Mode Select	Serial input pin selects the JTAG instruction mode. TMS should be driven high during user mode operation.
TDI	Test Data Input	Serial input pin for instructions and test data. Data is shifted in on the rising edge of TCK.
TDO	Test Data Output	Serial output pin for instructions and test data. Data is shifted out on the falling edge of TCK. The signal is 3-stated if data is not being shifted out of the device.



3V, In-System Programming (ISP)

XPLA3 allows for 3V, in-system programming/reprogramming of its EEPROM cells via a JTAG interface. An on-chip charge pump eliminates the need for externally provided

super-voltages. This allows programming on the circuit board using only the 3V supply required by the device for normal operation. The ISP commands implemented in XPLA3 are specified in Table 5.

Table 5: Low-level ISP Commands

Instruction (Register Used)	Instruction Code	Description
Enable (ISP Shift Register)	01001	Enables the Erase, Program, and Verify commands. Using the Enable instruction before the Erase, Program, and Verify instructions allows the user to specify the outputs of the device using the JTAG Boundary-Scan Sample/Preload command.
Erase (ISP Shift Register)	01010	Erases the entire EEPROM array. User can define the outputs during this operation by using the JTAG Sample/Preload command.
Program (ISP Shift Register)	01011	Programs the data in the ISP Shift Register into the addressed EEPROM row. The outputs can be defined by using the JTAG Sample/Preload command.
Disable (ISP Shift Register)	10000	Disable instruction allows the user to leave ISP mode. It selects the ISP register to be directly connected between TDO and TDI.
Verify (ISP Shift Register)	01100	Transfers the data from the addressed row to the ISP Shift Register. The data can then be shifted out and compared with the JEDEC file. The user can define the outputs during this operation.

JTAG and ISP Interfacing

A number of industry-established methods exist for JTAG/ISP interfacing with CPLDs and other integrated circuits. The XPLA3 family supports the following methods:

Xilinx HW 130

- PC Parallel Port
- Workstation or PC Serial Port
- Embedded Processor
- Automated Test Equipment
- Third Party Programmers
- Xilinx ISP Programming Tools

Table 6: Programming Specifications

Symbol	Parameter	Min.	Max.	Unit
DC Parame		•		
V _{CCP}	V _{CC} supply program/verify	3.0	3.6	V
I _{CCP}	I _{CC} limit program/verify	-	20	mA
V _{IH}	Input voltage (High)	2.0	-	V
V _{IL}	Input voltage (Low)	-	0.8	V
V _{OL}	Output voltage (Low)	-	0.4	V
V _{OH}	Output voltage (High)	2.4	-	V
AC Parame	ters			
F _{MAX}	TCK maximum frequency	-	10	MHz
P _{WE}	Pulse width erase	100	-	ms
P _{WP}	Pulse width program	10	-	ms
P _{WV}	Pulse width verify 10 -		-	μs



Table 6: Programming Specifications (Continued)

Symbol	Parameter	Min.	Max.	Unit
T _{INIT}	Initialization time	50	-	μs
T _{MS_SU}	TMS setup time before TCK ↑	10	-	ns
T _{DI_SU}	TDI setup time before TCK ↑	10	-	ns
T _{MS_H}	TMS hold time after TCK ↑ 20 -			ns
T _{DI_H}	TDI hold time after TCK ↑	20	-	ns
T _{DO_CO}	TDO valid after TCK ↓	-	30	ns

Absolute Maximum Ratings(1)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage ⁽²⁾ relative to GND	-0.5	4.6	V
VI	Input voltage ⁽³⁾ relative to GND	-0.5	5.5	V
I _{OUT}	Output current, per pin		100	mA
T _J	Maximum junction temperature	-40	150	°C
T _{STR}	Storage temperature	-65	150	°C

Notes:

- 1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification is not implied.
- 2. The chip supply voltage must rise monotonically.
- 3. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to –2.0V or overshoot to 7.0V, provided this over- or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.
- External I/O voltage may not exceed V_{CC} by 4.6V or more, and the I/O voltage may never exceed 5.5V.

Recommended Operation Conditions

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{CC}	Supply voltage	Commercial T _A = 0°C to 70°C	3.0	3.6	V
		Industrial T _A = -40°C to +85°C	2.7	3.6	V
V _{IL}	Low-level input voltage		0	0.8	V
V _{IH}	High-level input voltage		2.0	5.5	V
Vo	Output voltage		0	V _{CC}	V
T _R	Input rise time		-	20	ns
T _F	Input fall time		-	20	ns

Quality and Reliability Characteristics

Symbol	Parameter	Min	Max	Units
T _{DR}	Data retention	20	-	Years
N _{PE}	Program/erase cycles (Endurance)	1,000	-	Cycles
V _{ESD}	Electrostatic Discharge (ESD)	2,000	-	Volts



Revision History

The following table shows the revision history for this document.

Date	Version	Revision	
02/20/00	1.0	Initial Xilinx release.	
03/06/00	1.1	Minor updates.	
11/30/00	1.2	Jpdated Macrocell numbering, I/O pins, and available packages.	
02/09/01	1.3	Updated specification.	