9500 Family Implementation Tools: 3.1i Top Solutions  

---

To access our full database of Xilinx Solutions, please consult our Answers Search.

Top 3.1i Solutions

• Solution 2860: Understanding the CPLD Fitter Report 
• Solution 3596: CPLD XC9500 Family - What cables and voltages can I use to program a CPLD?
• Solution 2717: CPLD XC9500 Family- How to control power consumption in a CPLD
• Solution 4093: 3.1i CPLD XC9500/XL: What does the TIE and PGND mean in the fitter report?
• Solution 9004: 3.1i CPLD XC9500XV Hitop - Only LVTTL bi-directional signals allowed
• Solution 4100: 3.1i XC9500 Family Hitop - PROHIBIT property does not exclude pins from "Programmable Ground Pins" option
• Solution 2704: 3.1i CPLD: How does the CPLD Auto Device Selection work?
• Solution 3321: CPLD : XC9500 Family - Is there a done pin for CPLDs?