

# **Virtex Series Configuration Architecture User Guide**

**Summary** The Virtex<sup>™</sup> architecture supports powerful new configuration modes, including partial reconfiguration. These mechanisms are designed to give advanced applications access to and manipulation of on-chip data through the configuration interfaces.

> This document is an overview of the Virtex architecture, emphasizing data bit location in the configuration bitstream. Knowing bit locations is the basis for accessing and altering on-chip data. FPGA applications can be built that change or examine the functionality of the operating circuit without stopping the circuit loaded in the device. A glossary is included to explain some of the terminology used in this application note.

# **Introduction CLBs, IOBs, and Configurations**

Each Virtex device contains configurable logic blocks (CLBs), input-output blocks (IOBs), block RAMs, clock resources, programmable routing, and configuration circuitry ([Figure 1](#page-0-0)). These logic functions are configurable through the configuration bitstream. Configuration bitstreams contain a mix of commands and data. Configuration bitstreams can be read and written through one of the configuration interfaces on the device.

The Virtex, Virtex-E, and Virtex-E Extended Memory (Virtex-EM) families differ primarily in the amount of block RAM available.



x151\_01\_012700

Figure 1: **Virtex Architecture Overview**

## <span id="page-0-0"></span>**Configuring Virtex Devices**

Virtex devices can be configured through the SelectMAP™ interface, master/slave serial interfaces, or the Boundary-Scan interface. The collection of configuration bits is called a configuration bitstream. The bitstream is a series of configuration commands and configuration data, as shown in [Figure 2.](#page-1-0) Bitstream architecture is discussed in ["Configuration Logic Basics"](#page-15-0) [on page 16](#page-15-0).

© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at **<http://www.xilinx.com/legal.htm>**. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

CMD 1 data CMD 2 data CMD 3 data CMD 1

Figure 2: **Bitstream Example**



<span id="page-1-0"></span>Warning! This document discusses mechanisms for manipulating the configuration bits for the Virtex devices. If portions of the bitstream other than those described here are altered, the device may be damaged. Xilinx is not liable for any consequences of misprogramming a device.

Writing some or all of a configuration is done by issuing configuration commands to the desired interface followed by the configuration data.

The SelectMAP interface is an 8-bit interface on the device with data pins labeled D[7:0]. The configuration bitstream can be written eight bits per clock cycle. Virtex devices can be configured to retain the (D[7:0], BUSY/DOUT, INIT, WRITE, and CS) SelectMAP pins, allowing further re-configuration via those pins. If further re-configuration is not required, those pins can be configured as user I/O.

When the master/slave serial or Boundary Scan interface is used for configuration or reonfiguration, the configuration bitstream is transmitted one bit per clock cycle.

Timing relationships for the configuration interfaces are discussed in the Virtex series data sheets located at **<http://www.xilinx.com/products/virtex.htm>**.

#### **Reading Configuration Bits From a Virtex Device**

Configuration data can be read using the SelectMAP interface or the Boundary Scan interface. The master/slave serial interfaces can not be used to read a configuration. Reading all or some of a configuration is done by issuing configuration read commands to the desired interface, then reading the data from the same interface. Configuration commands and data formats are discussed in ["Configuration Logic Basics" on page 16.](#page-15-0)

The SelectMAP interface has an 8-bit data port. To use the SelectMAP interface after configuration, all 12 SelectMAP pins must remain as SelectMAP as opposed to user I/O (using the BitGen option: -g Persist:Yes).

The Boundary Scan (JTAG) interface allows bit-serial access to the configuration. It is a permanent interface that is always present.

# **Configuration Columns**

The Virtex configuration memory can be visualized as a rectangular array of bits. The bits are grouped into vertical frames that are one-bit wide and extend from the top of the array to the bottom. A frame is the atomic unit of configuration - it is the smallest portion of the configuration memory that can be written to or read from.

Frames are grouped together into larger units called columns. In Virtex, Virtex-E, and Virtex-EM devices, there are several different types of columns:



#### Table 1: **Configuration Column Type**

Each device contains one center column that includes configuration for the four global clock pins. Two IOB columns represent configuration for all of the IOBs on the left and right edges of the device. The majority of columns are CLB columns which each contain one column of CLBs and the two IOBs above and below those CLBs. The remaining two column types involve the block RAM: one for content and the other for interconnect. For each RAM column, one of each type is present (for values for all Virtex devices, see [Table 3, "Virtex Series Devices," on](#page-5-0) [page 6\)](#page-5-0).

The columns for an sample Virtex device are shown below:



Figure 3: **Configuration Column Example (XCV50)**

**Configuration Addressing**

## **Block Type, Major Address, Minor Address**

The total address space is divided into block types. There are two block types: RAM and CLB. The RAM type contains only the block SelectRAM content columns (not interconnect). The CLB type contains all other column types.

Both the RAM and CLB address spaces are subdivided into major and minor addresses. Each configuration column has a unique major address within the RAM or CLB space. Each configuration frame has a unique minor address within its column.

The numbering schemes for the block type and minor address are identical between Virtex, Virtex-E, and Virtex-EM devices. The major address numbering scheme differs between families and is encapsulated in [Table 2.](#page-3-0) But in both families, even major addresses are on the left half of the device while the odd major addresses are on the right half of the device.

<span id="page-3-0"></span>



#### **Virtex Major Addresses**

The CLB address space begins with '0' for the center column and alternates between the right and left halves of the device for all the CLB columns, then IOB columns, and finally block SelectRAM interconnect columns.

The RAM address space has '0' for the left block SelectRAM content column and '1' for the right column.

A XCV50 is shown in [Figure 4.](#page-3-1) The shaded columns are in the RAM address space.



Figure 4: **Virtex Family: Allocation of Frames to Device Resources (XCV50)**

#### <span id="page-3-1"></span>**Virtex-EM Major Addresses**

The Virtex-EM family has the same numbering as the Virtex family but the block SelectRAM content columns begin with "1".

#### **Virtex-E Major Addresses**

The Virtex-E family has block SelectRAM interspersed between CLB columns. Both the CLB and RAM major addressing have been changed to allow for this.

The CLB address space again begins with '0' for the center column and alternates between the right and left sides of the device for CLB columns and block SelectRAM interconnect columns and finally IOB columns. The difference is that in Virtex-E devices, the block SelectRAM

interconnect appear in the middle of the CLB addresses while in the Virtex and Virtex-EM families, they appear at the very end after the IOB columns. Also, note that the block SelectRAM content columns begin with '1' (Virtex devices begin with '0').

A XCV50E is shown in [Figure 5](#page-4-0). The shaded columns are in the RAM address space.



Figure 5: **Virtex-E Family: Allocation of Frames to Device Resources (XCV50E)**

<span id="page-4-0"></span>**Frames** Frames are read and written sequentially with ascending addresses for each operation. Multiple consecutive frames can be read or written with a single configuration command. The smallest amount of data that can be read or written with a single command is a single frame. The entire CLB array plus the IOBs and block SelectRAM interconnect can be read or written with a single command. Each block SelectRAM Content must be read or written separately.

# **Frame Sizes**

Frame size depends on the number of rows in the device. The number of configuration bits in a frame is 18  $\times$  (# CLB rows+2) and is padded with zeroes on the right (bottom) to fit in 32-bit words. [See "Frame Organization" on page 6.](#page-5-1) An additional padding word is needed at the end of each frame for pipelining. [Table 3](#page-5-0) shows the frame sizes for all Virtex devices. This table also shows the size, in words, of the bitstream for the CLB address space and the number of words in each RAM block.

#### <span id="page-5-0"></span>Table 3: **Virtex Series Devices**



# <span id="page-5-1"></span>**Frame Organization**

Each frame sits vertically in the device, with the "front" of the frame at the top. As shown in [Figure 6,](#page-6-0) it is convenient to consider the frame horizontally when it is viewed as part of a bitstream. The top IOBs are shown on the left followed by the CLBs in the column and the bottom IOBs on the right. Bits in frames are allocated as follows.

For CLB columns, the first 18 bits control the two IOBs at the top of the column; then 18 bits are allocated for each CLB row; finally, the next 18 bits control the two IOBs at the bottom of the

CLB column. The frame then contains enough "pad" bits to make it an integral multiple of 32 bits.



x151\_06\_020700

#### Figure 6: **CLB Column Frame Organization**

<span id="page-6-0"></span>For IOB columns, the frame allocates 18 bits per three IOB rows, [Figure 7](#page-6-1). When reading and writing frames, bits are grouped into 32-bit words, starting on the left (corresponding to the top of the device). If the last word does not completely fill a 32-bit word, it is padded on the right with zeroes.



x151\_07\_020800

#### Figure 7: **IOB Column Frame Organization**

<span id="page-6-1"></span>For block SelectRAM content columns ([Figure 8](#page-6-2)), the first 18 bits are pad bits; then 72 bits are allocated for each RAM row; finally, there are another 18 pad bits. The frame then adds enough "pad" bits to make it an integral multiple of 32 bits.



x151\_08\_021800

Figure 8: **Block SelectRAM Content Column Frame Organization**

#### <span id="page-6-2"></span>**Location of LUT SelectRAM Bits**

With respect to the beginning of a configuration frame, relative locations of LUT SelectRAM bits within the bitstream are the same for every CLB slice. The bits of a LUT SelectRAM are spread across 16 consecutive frame Minor Addresses. Each frame Minor Address contains all instances of a single bit index for that column. These 16 frames contain all 16 bits of the LUT SelectRAM for a column of CLB slices. You must read or write the 16 frames containing those bits to read or write the entire LUT SelectRAM.



Note: LUT SelectRAM bits are stored inverted. Flip-Flop data are stored in their true sense. When reading or writing LUT SelectRAM data from the bitstream, it is negated from the logic sense of the data. For example, a 4-input AND gate has the truth table  $LUT[15:0] = 1000000000000000$ .

This truth table is stored internally in the LUT SelectRAM as  $\overline{\mathrm{LUT}}[15:0] = 011111111111111$ . Of course, user logic reading the data from the LUT SelectRAM would read the correct logic value, LUT[15:0] = 10000000000000000.

# **Configuration Data Operations**

# **Reading Configuration Data**

Configuration information can be read from the Virtex devices if readback is enabled in the current configuration. (See the description of the Control Register field SBITS on [page 21](#page-20-0).) CLB and IOB configuration data can be read while the device is operating.

When reading data from a Virtex device, a pad frame is read before any of the data frames. This is in addition to the pad word in each data frame. The pad frame must be included in the word count to be read from the device.

Each frame read from the device consists of the number of words shown in [Table 3](#page-5-0).

For example, the XCV150 has 16-word frames. When reading frames, the first word of a frame is a pad word. Including the pad frame, the XCV150 has 1,899 (30,384/16) frames. (See [Figure 9.](#page-7-1))



Figure 9: **XCV150 Frame Padding for Device Read**

# <span id="page-7-1"></span>**Writing Configuration Data**

Configuration information can be written to a Virtex device while the device is running if writing is enabled in the current configuration. (See the Control Register field SBITS in [Table 23](#page-21-0).) Rewriting the same configuration data does not generate any transient signals.

Changing configuration data may generate transient signals, especially if LUT values or signal routing is changed. For this case, all the logic cells and routing can be placed in a noncontentious state by asserting the GHIGH\_B signal. See the description for the ["Command](#page-17-0) [Register \(CMD\)" on page 18,](#page-17-0)

When writing configuration data to the Virtex device, whether from the SelectMAP or JTAG interfaces, the data frames are written to the device with each frame followed by a pad word. After all the data frames are written, a pad frame must be written (to flush internal pipelines). The pad words and pad frame must be included in the number of words to be written to the device. [\(Table 3](#page-5-0).)

For example, the XCV1000 has 39-word frames. When writing frames, the last word of the frame is a pad word. Including the pad frame, the XCV1000 has 4,779 (186,381/39) frames. See [Figure 10.](#page-7-0))

Data Frame 0 (38 words)	Pad Word
Data Frame n (38 words)	Pad Word
Pad Frame (39 words)	

Figure 10: **XCV1000 Frame Padding for Device Write**

# <span id="page-7-0"></span>**Altering Configuration Data**

Virtex devices support the Read-Modify-Write (RMW) method of changing LUT SelectRAM data. Therefore, it is possible to read or alter the contents of one or more LUT SelectRAMs through the JTAG or SelectMAP interfaces. When writing data to one or more LUT SelectRAMs, all the bits in the frame **must** have valid configuration information. This can be assured by altering valid configurations from bitstream files or from frames read from a properly configured Virtex device. When using the RMW method, it may be expeditious to read the data, ignoring the pad frame and the pad word of only the first frame. This aligns the remaining

configuration data in the Device Write format. After modifying the configuration, the altered data can be written to the Virtex device followed by a pad word and a pad frame.

It is not necessary to retain the contents of the pad frame or pad words. However, pad words and pad frames **are** included in the CRC calculation.



Note: Frames span an entire column of CLB slices (or IOBs). Thus, when changing LUT SelectRAM bit 0 for a single CLB slice (e.g., R3C4.S1), LUT SelectRAM bit 0 for all slices in that column (i.e.,  $R^{\star}C4.S1$ ) is written with the same command. One must ensure that either all other data in the slice is constant or changed externally through partial configurations.

LUT SelectRAMs not configured externally should not lie in the same slice with LUTs or LUT SelectRAMs that are re-configured externally. Such a mixture can cause the unrelated LUT SelectRAM data to be re-configured when the frames are written to the device. [Figure 11](#page-8-0) shows what can happen if this restriction is not observed.

In this example, it is the objective to perform a Read-Modify-Write on the LUT SelectRAM in R2C3.S1 in column 3, which is shown in the first column in the figure. Row 2 contains a LUT containing the value AB. Row 3 contains a SelectRAM containing the value C3. Because the Read and Write operations operate on an entire frame, the RAM in R3C3.S1 is also read and written when R2C3.S1 is read and written. Performing the Readback operation reads all the LUT and SelectRAM values for the column. Before the new value for the LUT is written, it is possible for the on-chip circuitry to write a new value, such as 14, into the SelectRAM. When the new value, BD, is written via the configuration interface into LUT R2C3.S1, the value C3 is also written into RAM R3C3.S1. This may not always be desirable (It is design-dependent).



Figure 11: **Potential Write Conflicts**

**Definitions** Two sets of variables are defined to determine where a desired bit is in the configuration data. The first is a set of "independent" variables, or design attributes, namely characteristics of the design that are known, i.e., the device size and which CLB and bit(s) within the CLB to locate, [Table 4.](#page-8-1) The second set is a set of "dependent" variables or design variables, namely values that must be calculated to find the bit(s) of interest listed in [Table 5.](#page-9-0)

#### <span id="page-8-1"></span><span id="page-8-0"></span>Table 4: **Design Attributes (Independent Variables)**



# Table 4: **Design Attributes (Independent Variables) (Continued)**



#### <span id="page-9-0"></span>Table 5: **Design Variables (Dependent Variables)**



#### Table 6: **Functions used in Equations**



# **CLB LUT SelectRAM Dependent Variables**

[Table 7](#page-10-0) shows equations for the LUT SelectRAM "Dependent Variables" that were defined in [Table 5.](#page-9-0)



### <span id="page-10-0"></span>Table 7: **Virtex Equations for LUT SelectRAM Dependent Variables**

# **Virtex-E CLB LUT SelectRAM Dependent Variables**

The additional block SelectRAM columns in Virtex-E devices require an adjustment to the MJA. The following equations calculate the adjustment necessary for each of the affected dependent variables. For each variable, calculate the base value based upon the Virtex equations only and then add the resulting Virtex adjustment.



#### **Notes:**

- Do NOT input the final results back into the original Virtex equations (e.g. do not use MJA<sub>final</sub> value to calculate fm\_st\_wd).
- $MJA<sub>final</sub> = MJA + MJA<sub>adj</sub>$
- $fm\_st\_wd_{final} = fm\_st\_wd + fm\_st\_wd\_adj$

The left and right sides of the device are treated differently:

#### Table 8: **CLB Location**



#### Table 9: **Virtex-E Families Adjustments for LUT SelectRAM Dependent Variables**



# **LUT SelectRAM Examples**

[See "Examples" on page 27](#page-26-0) for several examples of reading and evaluating configuration data. The examples illustrate how to make use of these equations to find the desired data in a bitstream.

# **CLB Flip-Flop Dependent Variables**

Equations for the CLB flip-flops can be found in [Table 10.](#page-11-0) Their locations are calculated similarly to the LUT SelectRAM locations. Equations for the CLB FF Dependent Variables are defined in [Table 5](#page-9-0).

<span id="page-11-0"></span>



# **Virtex-E CLB Flip-Flop Dependent Variables**

Apply the adjustments given in Table 8 and Table 9.

# **IOB Dependent Variables**

- Each IOB contains four values that can be captured into special registers. These values are:
- $I -$  the input flip-flop
- O the output flip-flop
- $T$  the flip-flop for the tri-state control
- $P$  the value of the I/O pad

These values are captured by utilizing the CAPTURE\_VIRTEX symbol in your design. The Libraries Guide has more details on the use of this symbol. The following registers will be read as part of the readback data.

Access to the IOB flip-flops is different for the top and bottom IOBs versus the left and right IOBs.

The top and bottom IOBs are part of the CLB column frames. There are two IOBs at the top and bottom of each CLB column.

The left and right IOBs are in columns by themselves. There are three IOBs per CLB row.

IOBs are numbered clockwise around the die. Pad 1 is located at the left side of the top edge, above CLB column 1. The equations for where to find IOB flip-flops in the bitstream are based on the **pad number** which is the same for <sup>a</sup> given size device**,** not the package pin name, which varies from package to package. The mapping from package pin names to pad numbers can be found in EPIC or fpga\_editor.

[Table 11](#page-12-0) contains the numeric pad indices for the pads on all four edges of the device in terms of the number of CLB columns and rows on the device.

#### <span id="page-12-0"></span>Table 11: **IOB Pad Indices**



[Table 12](#page-12-1) shows the equations for the dependent variables for the IOB flip-flops. The variable **i** in this table refers to the index of pad **i**.

<span id="page-12-1"></span>Table 12: **Equations for IOB Dependent Variables**

<b>Term</b>			<b>Definition</b>
	Top		if $(i \leq Chip\_Cols)$ then Chip_Cols - ceiling( $i/2$ ) × 2 + 2 else $2 \times$ ceiling (i/2) – Chip_Cols –1
<b>MJA</b>	Right		Chip_Cols + 1
	<b>Bottom</b>		if ( $i > 3 \times (Chip\_Cols + Chip\_Rows)$ ) then $2 \times$ ceiling((i – $3 \times$ Chip_Cols – $3 \times$ Chip_Rows)/2) else Chip_Cols - $2 \times$ floor((i - $2 \times$ Chip_Cols - $3 \times$ Chip_Rows - 1)/2) - 1
	Left		$Chip\_Cols + 2$
		$\mathbf{I}$	$-25 \times (i\%2) + 45$
	Top	$\circ$	$-13 \times (i\%2) + 39$
		$\top$	$-5 \times (1\%2) + 35$
		P	$-4 \times (1\%2) + 25$
		$\mathbf{I}$	$t = (i - 2 \times$ Chip Cols) % 3; MNA = $27.5 \times t^2 - 57.5 \times t + 32$
	Right	$\circ$	$t = (i - 2 \times \text{Chip\_Cols})$ % 3; MNA = $21.5 \times t^2 - 51.5 \times t + 38$
		$\mathsf{T}$	$t = (i - 2 \times \text{Chip\_Cols})$ % 3; MNA = $17.5 \times t^2 - 47.5 \times t + 42$
<b>MNA</b>		P	50
			$25 \times ((i - 2 \times Chip\_Cols - 3 \times Chip\_Rows)\%2) + 20$
	<b>Bottom</b>	$\circ$	$13 \times ((i - 2 \times Chip\_Cols - 3 \times Chip\_Rows)\%2) + 26$
		$\top$	$5 \times ((i - 2 \times Chip\_Cols - 3 \times Chip\_Rows)$ %2) + 30
		P	$4 \times ((i - 2 \times Chip\_Cols - 3 \times Chip\_Rows)\%2) + 21$
		$\mathbf{I}$	$t = (i - 4 \times Chip\_Cols - 3 \times Chip\_Rows)\%3$ ; MNA = 17.5 $\times$ t <sup>2</sup> - 47.5 $\times$ t + 45
	Left	O	$t = (i - 4 \times \text{Chip\_Cols} - 3 \times \text{Chip\_Rows})\%3$ ; MNA = $23.5 \times t^2 - 53.5 \times t + 39$
		$\top$	$t = (i - 4 \times Chip\_Cols - 3 \times Chip\_Rows)\%3$ ; MNA = 27.5 $\times$ t <sup>2</sup> – 57.5 $\times$ t + 35
		P	50



### Table 12: **Equations for IOB Dependent Variables (Continued)**

# **Virtex-E IOB Dependent Variables**

Similar to CLB dependent variables, only the variables affected by the major address are different in Virtex-E and Virtex-EM devices versus Virtex devices. A simple way to account for the change is to determine the CLB column where the pad resides (only true for top and bottom). Then, the adjustment calculated for the CLB column can be applied. The conversion to CLB columns is found in [Table 13:](#page-13-0)

<span id="page-13-0"></span>Table 13: **Pad -> CLB Column**

Term		<b>Definition</b>
CLB Col	Top	ceiling( $i/2$ )
	<b>Bottom</b>	ceiling( $(4 \times \text{Chip\_Cols} + 3 \times \text{Chip\_Rows} + 1 - i)/2$ )

#### Table 14: **Virtex-E Families Adjustments for IOB Dependent Variables**



# **Block SelectRAM Dependent Variables**

The equations for the block SelectRAM dependent variables are given in [Table 15.](#page-14-0) The relationship of a particular memory cell index in the context of a given configuration is described in **XAPP130 "Using the Virtex Block SelectRAM+ Resource"**.

<span id="page-14-0"></span>



## <span id="page-14-1"></span>Table 16: **Virtex Block SelectRAM Bit Position Within a Given Block SelectRAM**



# **Virtex-E Block SelectRAM Dependent Variables**

The RAM major address numbering scheme changed slightly such that the lowest MJA on the left side is now "2" instead of "0". As in the case for the CLB equations, the adjustments below should be applied after the Virtex equations.





# <span id="page-15-0"></span>**Configuration Logic Basics**

# **Configuration Data**

Configuration data is organized as 32-bit words. There are two major commands that the configuration data can contain; Read and Write. A configuration command is executed when the configuration command is read or written to the appropriate command register.

The OP field contains 01 for a Read operation, and 10 for a Write operation. (See [Figure 12](#page-15-1)).



Figure 12: **OP Field Code**

<span id="page-15-1"></span>A command is organized as a packet with a header word and optional data words. The header word is the first word written to the appropriate command register for a read or write operation. The header word contains a type field (001), an operand field, a register address field, and a word count field. The format for the command header is shown in [Figure 13 on page 17](#page-16-0).

The Register Address field defines the target of this command, as defined in [Table 18 on page](#page-16-1) [17](#page-16-1).

The header word count field contains an integer between 0 and 2,047 and indicates the number of words that follow the header. Larger word counts (between 2,048 and 1,048,575 words) are achieved by setting the header word count to 0. The Extension header word has a type field = 010, an OP field that must match the OP field in the preceding Command Header word, and a 20-bit word count, this format is shown [Figure 14 on page 17](#page-16-2).

# **Configuration Flow**

Virtex devices are configured by presenting configuration data to the SelectMAP or JTAG interfaces in a specific sequence.

#### **For Initial Configuration**

- 1. Issue one or more pad words (SelectMAP only).
- 2. Issue Sync word (SelectMAP only).
- 3. Reset CRC.
- 4. Set FLR.
- 5. Set COR.
- 6. Set MASK.
- 7. Set CTL. (Set PERSIST if you want to keep SelectMAP active after this configuration.)
- 8. Issue a SWITCH (switch CCLK frequency) command to the CMD register. This is necessary only in Master Serial configuration mode.

## **Reading Configuration**

These commands can be issued to read a full configuration or for a partial configuration after the device has been completely configured.

- 1. Issue a Sync word (SelectMAP only) if the previous configuration command was aborted.
- 2. Set the FAR to the starting address.
- 3. Issue a RCFG (read configuration) command to the CMD register.
- 4. Write the number of words to be read to the FDRO register.
- 5. Flush the command pipeline with a pad word.
- 6. Read data frames.

### **Writing Configuration**

These commands can be issued either as part of an initial configuration or for a partial configuration after the device has been configured.

- 1. Issue a Sync word (SelectMAP only) if the previous configuration command was aborted.
- 2. If the frames being written can cause contention, then assert the GHIGH\_B signal.
- 3. Set the FAR to the starting address.
- 4. Issue a WCFG (write configuration) command to the CMD register.
- 5. Write the number of words to be written to the FDRI register.
- 6. Write data frames.
- 7. If the GHIGH\_B signal was asserted, de-assert it by writing the LFRM (Last Frame) command to the CMD register and write one pad frame.



**Notes:**

- 1. Locations within fields containing a zero or one must have these values. An X in a bit field indicates that the value is variable and must be set.
- <span id="page-16-0"></span>2. Heavy vertical lines are used to separate fields. Light vertical lines separate nibbles in the word.

#### Figure 13: **Command Header Format**



**Notes:**

1. Locations within fields containing a zero or one must have these values. An X in a bit field indicates that the value is variable and must be set.

<span id="page-16-2"></span>2. Heavy vertical lines are used to separate fields. Light vertical lines separate nibbles in the word.

#### Figure 14: **Large Block Count Header Extension Format**

# **Configuration Registers**

Configuration logic is accessed and controlled via a collection of 32-bit registers called the configuration registers (see [Table 18\)](#page-16-1). Registers are described in the following sections.

#### <span id="page-16-1"></span>Table 18: **Configuration Register Addresses**







# <span id="page-17-0"></span>**Command Register (CMD)**

The content of the Command Register (CMD) is interpreted by the configuration state machine. Configuration commands control the operation of the configuration state machine, the Frame Data Register (FDR), and some of the global signals. The command in the Command Register is executed each time the FAR is loaded with a new value. The effect of each command is defined in [Table 19.](#page-17-1)

<span id="page-17-1"></span>Table 19: **Configuration Commands**

C <sub>md</sub>	Code	<b>Description</b>
Rsvd	0000	Reserved
<b>WCFG</b>	0001	Write Configuration Data - Used prior to writing configuration data to the FDRI. It takes the internal configuration state machine through a sequence of states that control the shifting of the FDR and the writing of the configuration memory. (See "Frame Data Input Register (FDRI)" on page 24).
<b>Rsvd</b>	0010	Reserved
<b>LFRM</b>	0011	Last Frame — This command is loaded prior to writing the last (pad) data frame if the GHIGH_B signal was asserted. This command is not necessary if the GHIGH_B signal was not asserted. This allows overlap of the last frame write with the release of the GHIGH_B signal.
<b>RCFG</b>	0100	Read Configuration Data — Used prior to reading frame data from the FDRO. Similar to the WCFG command in its effect on the FDR (see "Frame Data Output Register (FDRO)" on page 24).
<b>START</b>	0101	Begin Startup Sequence - Starts the startup sequence. This command is also used to start a shutdown sequence prior to partial re-configuration. The Startup Sequence begins with the next successful CRC check (see "Cyclic Redundancy Check (CRC)" on page 22).
<b>RCAP</b>	0110	Reset Capture — Used when performing capture in single-shot mode. This command must be used to reset the capture signal if single-shot capture has been selected.
<b>RCRC</b>	0111	<b>Reset CRC</b> — Used to reset CRC register (see "Cyclic Redundancy Check (CRC)" on page 22).
<b>AGHIGH</b>	1000	Assert GHIGH_B Signal — Used prior to re-configuration to prevent contention while writing new configuration data. All CLB outputs and signals are forced to a one.
<b>SWITCH</b>	1001	Switch CCLK Frequency — Used to change (increase) the frequency of the Master CCLK. The new frequency is specified in Table 21.
Rsvd	1010	Reserved
Rsvd	1011	Reserved
Rsvd	1100	Reserved



#### Table 19: **Configuration Commands (Continued)**

# **Configuration Option Register (COR)**

The Configuration Option Register (COR) is used to select configuration options that are illustrated in [Figure 15](#page-18-0) and defined in [Table 20](#page-19-1). Entries in this table are further explained in the following tables:.



#### **Notes:**

1. Locations within fields containing a zero or one must have these values. An  $X$  in a bit field indicates that the value is variable and must be set.

<span id="page-18-0"></span>2. Heavy vertical lines are used to separate fields. Light vertical lines separate nibbles in the word.

### Figure 15: **COR (Configuration of Option Register) Fields**

### <span id="page-19-1"></span>Table 20: **Configuration Option Register Fields**



[Table 21](#page-19-0) shows the allowed values for the OSCFSEL field of the COR. Setting OSCFSEL to one of these values will set the Master CCLK frequency to the specified value.

<span id="page-19-0"></span>







**Notes:**

1. These values are accurate to +45%, – 30%.

[Table 22](#page-20-1) shows the values of the DONE\_CYCLE, LCK\_CYCLE, GTS\_CYCLE, GWE\_CYCLE, and GSR\_CYCLE fields in COR. This table shows the step in the start-up sequence when each of these signals becomes active.

<span id="page-20-1"></span>



#### **Notes:**

1. † DONE if DonePipe = No, else the delayed version of DONE.

# **Control Register (CTL)**

The Control Register (CTL) fields are illustrated in [Figure 16 on page 21](#page-20-2) and defined in [Table 23.](#page-21-0)



#### **Notes:**

1. Locations within fields containing a zero or one must have these values. An  $X$  in a bit field indicates that the value is variable and must be set.

<span id="page-20-2"></span>2. Heavy vertical lines are used to separate fields. Light vertical lines separate nibbles in the word.

#### <span id="page-20-0"></span>Figure 16: **Control Register Fields**

#### <span id="page-21-0"></span>Table 23: **Control Register Bits**



# <span id="page-21-1"></span>**Cyclic Redundancy Check (CRC)**

A data input error checking mechanism is provided through the Cyclic Redundancy Check (CRC) register. When data is written to any configuration register (except LOUT) a 16-bit CRC value is calculated using both the register data and the address. This value is saved in the CRC register. At the end of any series of writes a pre-calculated CRC block-check value may be written to the CRC register. If the resulting value is non-zero, an error is indicated. The CRC\_ERROR bit is accessible through the status register. If a CRC error is detected, configuration logic is put in the ERROR mode. The following section is an algorithm for computing CRC.

#### **CRC Algorithm**

```
/* Initialization */
bcc = 0;skip_pad = true;
more_words = true;
/* Check for write operation. */
do {
 w = next word;
 if (w[31:27] == '00101') {
   /* A Read OP. Don't use in CRC*/
   wc = w[10:0];if (wc == 0) {
     w = next_word;
     wc = w[19:0];}
   while (wc-- > 0) {
     w = next_word;
   }
 }
 elsif (w[31:27] == '00110') {
   /* A Write OP. Use in CRC. */
   addr = w[16:13];if (addr Œ {0,1,2,4,5,6,9,D,B}) {
     wc = w[10:0];if (wc == 0) {
        /* wc is in next word. */
      w = next_word;
      wc = w[19:0];}
     while (wc-- > 0) {
      w = next_word;
       sw[35:0] = addr, word;
       for (i=0; i<36; i++) {
```
R

```
x16 = bcc[15] XOR sw[i];x15 = bcc[14] XOR x16;
        x2 = bcc[1] XOR x16;
        bcc[15:0] =x15,bcc[13:2],x2,bcc[0],x16;
       }
       /* Note the bit order */
      crc[15:0] = bcc[0:15];}
   }
 }
 else {
   /* Pad word - ignore */
 }
} while (more_words)
```


Figure 17: **CRC Calculation Register**

# **Frame Address Register (FAR)**

The Frame Address Register (FAR) holds the address of the current frame. The address is divided into three parts, the block type, the major address, and the minor address. The block type field indicates whether the CLB or block RAM address space is used. The command in the command register is executed each time the FAR is loaded with a new value.

The major address selects the CLB or RAM column, the minor address selects the frame within the column. The minor address is incremented each time a full data frame is read from or written to the frame data register. If the last frame within the CLB column is selected when the increment occurs, the major address is incremented and the minor address is reset to zero, otherwise the minor address is incremented. However, the block RAM major address is not incremented automatically.



Note: the Block RAM Major Address is not incremented automatically. To address a different Block RAM Content column, the FAR must be loaded with the new Major Address.

See [Figure 18](#page-22-0) for the definitions of valid values for the block type field. The FAR field definitions are shown in [Figure 19.](#page-23-2)

<span id="page-22-0"></span>

Figure 18: **Block Type Codes**



#### **Notes:**

1. Locations within fields containing a zero or one must have these values. An  $X$  in a bit field indicates that the value is variable and must be set.

<span id="page-23-2"></span>2. Heavy vertical lines are used to separate fields. Light vertical lines separate nibbles in the word.

Figure 19: **Frame Address Fields (FAR)**

## <span id="page-23-0"></span>**Frame Data Input Register (FDRI)**

The Frame Data Input Register (FDRI) is used to load configuration frame data into a Virtex device.

The Frame Data Register (FDR) is a shift register into which data is loaded prior to transfer to the configuration memory. Configuration data is written to the Virtex device by loading the command register with the WCFG command and then loading the FDR with at least two frames of 32-bit words.

The write operation is pipelined such that the first frame of data is written to the configuration memory while the second frame is being shifted in. The last frame (the pad frame) is always dummy data which is not actually written to the configuration memory. Each frame write must include enough 32 bit data words to load the frame fully. There is one pad word at the end of each frame which is required for the pipelining hardware.

## <span id="page-23-1"></span>**Frame Data Output Register (FDRO)**

The Frame Data Output Register (FDRO) is for reading configuration data or captured data from the Virtex device, a process called readback. Readback is performed by loading the command register with the RCFG command and then addressing the FDRO with a read command.

# **Frame Length Register (FLR)**

Near the beginning of the configuration bitstream the Frame Length Register (FLR) is written with the length of a frame, as measured in 32-bit words. This length count is used to provide sequencing information for the configuration read and write operations. Note that the FLR must be written before any FDR operation works. It is not necessary to set the FLR more than once. If the number of bits in a frame is not evenly divisible by 32, the length count of the frame must be rounded up to the next highest integer. The values for the FLR for all the current Virtex series devices are given in [Table 24.](#page-23-3)

Note: The FLR contains a value that is one less than the number of words that are read from or written to a given frame. This is because the extra word needed for pipelining is not counted.

<b>Device</b>	$Row \times Col$	<b>Frame Length</b>	# Words per Frame	<b>FLR Value</b>
XCV50/E	$16 \times 24$	384	12	11
<b>XCV100/E</b>	$20 \times 30$	448	14	13
<b>XCV150</b>	$24 \times 36$	512	16	15
<b>XCV200/E</b>	$28 \times 42$	576	18	17
<b>XCV300/E</b>	$32 \times 48$	672	21	20

<span id="page-23-3"></span>Table 24: **Frame Length Register Value**

<b>Device</b>	$Row \times Col$	<b>Frame Length</b>	# Words per Frame	<b>FLR Value</b>
<b>XCV400/E</b>	$40 \times 60$	800	25	24
<b>XCV405E</b>	$40 \times 60$	800	25	24
<b>XCV600/E</b>	$48 \times 72$	960	30	29
<b>XCV800</b>	$56 \times 84$	1088	34	33
XCV812E	$56 \times 84$	1088	34	33
<b>XCV1000/E</b>	$64 \times 96$	1248	39	38
<b>XCV1600E</b>	$72 \times 108$	1376	43	42
<b>XCV2000E</b>	$80 \times 120$	1536	48	47
<b>XCV2600E</b>	$92 \times 138$	1728	54	53
<b>XCV3200E</b>	$104 \times 156$	1952	61	60

Table 24: **Frame Length Register Value (Continued)**

# **Legacy Output Register (LOUT)**

The Legacy Output Register (LOUT) is used for daisy chaining the configuration bitstream to other Xilinx devices. Data written to the LOUT is serialized and appears on the DOUT pin.

# **Mask Register (MASK)**

The Mask Register (MASK) is a mask register for writes to the CTL register. A "1" in bit N of the mask allows that bit position to be written in the CTL register. The default value of the mask is all "0"s.

# **Status Register (STAT)**

The Status Register (STAT) is loaded with current values of several control or status signals. The register can be read via the re-configuration block or via JTAG. The fields in the Status register are illustrated in [Figure 20](#page-24-0). The values of the signals given in [Table 25 on page 26](#page-25-0) can be read from the status register.



**Notes:**

1. An  $X$  in a bit field indicates that the value is variable.

<span id="page-24-0"></span>2. Heavy vertical lines are used to separate fields. Light vertical lines separate nibbles in the word.

Figure 20: **Status Register Fields**

# **Configuration Interface**

### <span id="page-25-0"></span>Table 25: **Status Register Bits**



There are two configuration interfaces to the Virtex devices — the bit-serial Boundary Scan interface and the 8-bit byte-serial SelectMAP interface. Conceptually, XCV50 configuration data appears as in [Figure 21](#page-25-1).

Data Frame 0 (11 words)	Pad Word
Data Frame n (11 words)	Pad Word
Pad Frame (12 words)	

Figure 21: **XCV50 Frame Padding for Reads**

<span id="page-25-1"></span>Frames and words within frames are written in the same order in both configuration interfaces, starting with Frame 0, word 0 (the left-most in the picture), followed by word 1, etc. Bits within each word are written from left to right (*MSB first*) in the bit-serial configuration interfaces.

Within the SelectMAP interface, data is written a byte at a time. A sample word is shown in [Figure 22](#page-25-2). The top row indicates the device pin names. The bottom row indicates the bit indices within a configuration word. Byte 0 loads first, followed by byte 1, et cetera. The MSB of each byte  $(i.e., bits 31, 23, 15, and 7)$  is loaded on pin D0. The LSB of each byte  $(i.e., bits 24, 16, 8,$ and 0) is loaded on pin D7.



x151\_22\_021100

# Figure 22: **SelectMAP Byte and Bit Ordering**

# <span id="page-25-2"></span>**Partial Reconfiguration of CLBs**

Partial reconfiguration can be performed with and without shutting down the device. If contention occurs it is advised to go through a shutdown sequence prior to loading configuration frames. When shutting down the DONE pin will go active and pull low. If this is not desireable the DONE pin can be prevented from going low by selecting the DONE\_CYCLE to Keep State (111). Similarly, to prevent GSR from becoming active and reseting the current state, the GSR\_CYCLE can be set to Keep State. When not shutting down, changes occur frame by frame, but is completely done by the end of the Last Frame packet (see Example 1).

The DONE pin will not change in this case. [Figure 23](#page-26-1) illustrates a typical shutdown, reconfiguration in the CLB address space and restart sequence.



#### <span id="page-26-1"></span>Figure 23: **Typical Shutdown, Reconfiguration in the CLB Address Space, and Restart Sequence**

<span id="page-26-0"></span>**Examples** Several examples of reading and evaluating configuration data are provided to illustrate the following.

> ["Example 1: Read and Write Semaphores in an XCV100 at CLB R1 C1, Slice 0." on page 28](#page-27-0) ["Example 2: Reading the Complete Configuration from an XCV50." on page 33](#page-32-0)

["Example 3: Read the Slice 0 G-LUT from CLB R1 C1 from the Complete Configuration of an](#page-33-0) [XCV50." on page 34](#page-33-0)

["Example 4: Read the Slice 1 F-LUT from CLB R19 C16 from an XCV100." on page 36](#page-35-0)

["Example 5: Read All Bits in Slice 0 G-LUTs from CLB C2 and XCV50." on page 39](#page-38-0)

["Example 6: Read Block SelectRAM index 387 of RAM R2 C0 from an XCV100E." on page 41](#page-40-0)

## <span id="page-27-0"></span>**Example 1: Read and Write Semaphores in an XCV100 at CLB R1 C1, Slice 0.**

Semaphores are a useful communication mechanism documented in XAPP 153, "Status and Control Semaphore Registers using Partial Reconfiguration." [Figure 24](#page-27-1) shows an abstraction of a microprocessor writing control information to an FPGA and reading status information. One convention for implementing semaphores in Virtex devices is to use two bits of a 16-bit, dual-port RAM, as illustrated in [Figure 25](#page-28-0). This occupies one CLB slice with the F-LUT implementing the control semaphore and the status semaphore implemented in the G-LUT. Address 15 of the G-LUT is used for on-chip writes to the semaphore and address 14 of the F-LUT is used for on-chip reads. Conversely, the off-chip microprocessor is reading the G-LUT[15], and writing F-LUT[14].



<span id="page-27-1"></span>Figure 24: **Semaphore Abstraction**



x151\_ 24\_021100

#### Figure 25: **Semaphore Read/Write Implementation**

<span id="page-28-0"></span>Using a Semaphore Abstraction dual-port RAM ensures that the LUT SelectRAMs are placed in the CLB in a predictable manner. When writing data to one or more LUT SelectRAMs or flipflops on the device, all bits in the frame **must** have valid configuration information. This is assured by altering valid configurations from bitstream files or from frames read from a properly configured Virtex device. The latter approach is used in this example.

Attributes for this design are summarized in [Table 26](#page-29-0).

	<b>G-LUT</b> [15]	<b>F-LUT</b> [14]									
<b>Attribute</b>	Read	Read	<b>Write</b>								
Chip_Rows		20									
Chip_Cols		30									
<b>FL</b>		14									
CLB_Row	1										
CLB_Col		1									
Slice											
FG	1 0										
lut_bit	15	14									
<b>RW</b>	1	1	U								

<span id="page-29-0"></span>Table 26: **Design Attributes for Example 1**

From the equations in [Table 7 on page 11,](#page-10-0) the values shown in [Table 27](#page-29-1) can be calculated.

			Value(s)	
		<b>G-LUT[15]</b>		<b>F-LUT[14]</b>
Variable	<b>Equation</b>	Read	Read	Write
MJA.	$1 \leq 30/2 \Rightarrow 30 - 1 \times 2 + 2$		30	
MNA	lut bit + 32– $0 \times$ ()	47		46
fm bit idx	$3 + 18 \times 1 - FG + RW \times 32$	52	53	21
fm st wd	$14 \times (8 + (30 - 1) \times 48)$ $+$ {46,47}) +RW $\times$ (14 +1) $= 14 \times (1,400 + {46,47}) + 14 \times$ RW $= 19,600 + 14 \times \{46,47\} + 14 \times RW$	20,272	20,258	20,244
fm wd	floor (20/32)	1	1	$\Omega$
fm_wd_bit_idx	$31 + 32 \times \{1,1,0\} - \{52,53,21\}$	11	10	10

<span id="page-29-1"></span>Table 27: **Semaphore Example Variables, Equations, and Values**

From off-chip, for reading the G-LUT[15] bit, read one frame (MNA=47). For writing the F-LUT[14] bit, we show how to read then write one frame (MNA=46), as opposed to modifying data from a bitstream file (both are valid methods). The frames on the XCV100 contain 13 32 bit words and one pad word. Remember that fm\_st\_wd is calculated assuming the entire configuration has been read. However, only the pad frame and then frames 46 and 47 from Major Address 30 are being read. The desired bit is in Frame 1, word #1, which is word 15.

The commands for reading both frames (and the pad frame) are given in [Figure 26](#page-30-0).



**Notes:**

<span id="page-30-0"></span>1. Binary data is grouped in two ways for ease of interpretation. Thin vertical lines separate nibble boundaries. Heavy vertical lines separate field boundaries.

#### Figure 26: **Commands to Read Two Data Frames**

The 42 words read are shown in [Figure 27.](#page-31-0) F-LUT[14] is in the second frame (frame=1, word=1) at bit 10. The value read is a "1", but because the LUT bits are inverted, the logic value is zero. G-LUT[15] is in word one of the third data frame (frame=2, word=1) at bit 11.The value read is a "1", which is a logic zero.



Figure 27: **Three Frames Containing the Semaphores**

<span id="page-31-0"></span>To write to the F-LUT semaphore, start with the second data frame (frame=1) that was just read. Words 1 - 13 of that frame will become words 0 - 12 of the frame to be written. Word 13 of this new frame is a pad word and can have any value (typically 0 is chosen). In this new frame, set bit 11 of word 0 (zero) to the desired value of the semaphore. A pad frame must follow the data frame. The commands from [Figure 28](#page-32-1) write these two frames into the device at the proper location.



#### **Notes:**

<span id="page-32-1"></span>1. Binary data is grouped in two ways for ease of interpretation. Thin vertical lines separate nibble boundaries. Heavy vertical lines separate field boundaries.

Figure 28: **Commands to Write a Semaphore Value**

## <span id="page-32-0"></span>**Example 2: Reading the Complete Configuration from an XCV50.**

#### Steps:

- 1. If flip-flop values are needed, clock the on-chip signal, CAPTURE, to capture flip-flop values. See the Xilinx Libraries Guide for use of the CAPTURE\_VIRTEX cell.
- 2. Write the starting frame address (CLB MJA=0 MNA=0) into the FAR.
- 3. Write the RCFG command to the CMD register.
- 4. Address the FDRO register with a READ operation and word count equal to the number of 32-bit words in the CLB frames plus one pad frame.
- 5. Read the data following the timing diagrams in the SelectMAP interface section.
- 6. Write the address for RAM block 0 to the FAR.
- 7. Address the FDRO register with a read operation and word count equal to the number of 32-bit words in the RAM block plus one pad frame.
- 8. Read the data.
- 9. Write the address for RAM block 1 to the FAR.
- 10. Address the FDRO register with a read operation and word count equal to the number of 32-bit words in the RAM block plus one pad frame.
- 11. Read the data.

When using SelectMAP mode to read data words from the Virtex device, de-assert  $\overline{\text{CS}}$ , deassert WRITE, assert CS, then clock the data out. When using JTAG, load the JTAG IR

(instruction register) with the CFG\_OUT instruction. Then go to the SDR (Shift-DR) state and shift the data out. (See [Figure 29\)](#page-33-1).



<span id="page-33-1"></span>Figure 29: **Example 2 - Read Complete Configuration for XCV50**

# <span id="page-33-0"></span>**Example 3: Read the Slice 0 G-LUT from CLB R1 C1 from the Complete Configuration of an XCV50.**

The commands for reading the bitstream from the Virtex device are given in ["Example 1: Read](#page-27-0) [and Write Semaphores in an XCV100 at CLB R1 C1, Slice 0." on page 28](#page-27-0). Using an XCV50 device, the independent attributes are show in [Table 28:](#page-33-2)

<span id="page-33-2"></span>



From the equations given earlier in [Table 7](#page-10-0), calculating the range of values for fm\_st\_wd indicates that the word 13740 of the configuration is the starting word of the 12-word (FL=12) frame containing bit 0 of the G-LUT in Slice 0 of CLB R1C1 [\(Table 29\)](#page-34-0).



<span id="page-34-0"></span>

The configuration bits for the given frame are as follows. G-LUT[0] is in fm\_wd=0, at bit #11.



Figure 30: **Configuration Bits for Slice 0, CLB R1C1 G-LUT [0]**

All 16 LUT SelectRAM bits are in the following words at the same bit index, 11.

**EXILINX®** 



### Figure 31: **Location of all 16 LUT SelectRAM Bits**

The 16 bits are LUT[15:0]=0111111111111111. The LUT SelectRAM bits are inverted from their logic values. The "logical" contents are LUT[15:0]=1000000000000000. Thus, this G-LUT implements a 4-input AND function.

# <span id="page-35-0"></span>**Example 4: Read the Slice 1 F-LUT from CLB R19 C16 from an XCV100.**

Commands for reading the bitstream from the Virtex device are given in [Figure 32](#page-37-0). Use the following independent attributes to find the given F-LUT.





From the equations in [Table 7 on page 11,](#page-10-0) calculating fm\_st\_wd indicates the starting word with respect to a configuration that starts at MJA=0, MNA=0. Because the frames we are

interested in start at MJA=1, MNA=0, which is fm\_st\_wd = 126, so the first 126 words are not needed (0–125). Therefore, to find the given Slice 1 F-LUT, see [Table 31.](#page-36-0)

<b>Variables</b>	<b>Equations</b>	<b>Values</b>											
<b>MJA</b>	$16 > 30/2 \Rightarrow 2 \times 16 - 30 - 1$	1											
MNA	lut_bit + 32 - Slice $\times$ (2 $\times$ lut_bit +17) $= [0:15] + 32 - (2 \times [0:15] + 17)$ $= 15 - [0:15]$	0:15 1:14 2:13 3:12	4:11 5:10 6:9 7:8	8:7 9:6 10:5 11:4	12:3 13:2 14:1 15:0								
fm bit idx	$3 + 18 \times 19 - 0 + 32$	377											
fm st wd	$14 \times (8 + (1-1) \times 48 + [15:0]) + 1 \times 14$ $= 14 \times (8 + [15:0]) + 14$ $= 126 + 14 \times [15:0]$		$= 336:126$										
fm wd	floor(377/32)	11											
fm wd bit idx	6 $31 + 32 \times 11 - 377$												

<span id="page-36-0"></span>Table 31: **Variables, Equations, and Values for Slice 1 F-LUT**

Sixteen frames need to be read, one for each bit in the LUT SelectRAM. The bits in LUT SelectRAMs in Slice 1 occur in the opposite order that they do for Slice 0 LUT SelectRAMs.

Frames are read sequentially with ascending addresses. If read in LUT bit order, LUT[0], LUT[1], …, LUT[15]. These are stored in descending addresses which require 16 separate read operations each reading one data frame and one pad frame. However, if read in ascending address order, LUT[15], LUT[14], …, LUT[0], all 16 data frames are read with a single read operation. This requires only one pad frame for all 16 frames. Thus, it takes less time to read ascending frames starting at MJA=1, MNA=0 and finishing with frame MJA=1, MNA=15. The frames in the XCV100 contain 14 32-bit words and a single pad word. Commands for reading only the F-LUT data are given in [Figure 32.](#page-37-0)



### Figure 32: **Commands to read Slice 1 F-LUT**

The 377th bit of each frame is the bit in the F-LUT. This LUT SelectRAM bit is in the frame's word index 11, bit index 6.

The configuration bits for the given frame in [Figure 33](#page-37-1) are as follows: LUT Bit 15 is in MJA=1, MNA=0, fm\_wd=11, at bit #6.

<span id="page-37-0"></span>

Figure 33: **Frame Containing F-LUT[15]**

LUT bit 0 is in MJA=1, MNA=15, fm\_wd=11, at bit #6.

<span id="page-37-1"></span>

#### Figure 34: **Frame Containing F-LUT [0]**

<b>Bit stream</b>		Frame 32-bit Word																										
<b>Word</b>	↽ ო	ႜ႕	ႜႜႜႜၛ	ခြိ		$\frac{8}{2}$	က္လ	$\overline{a}$	္ဂြ	$\sqrt{2}$	$\overline{\mathsf{a}}$ នៃ		ဇ္ဇာ	ူထ $\overline{ }$	↖ $\overline{ }$	ဖ $\overline{\phantom{a}}$	∣ທ_ $\overline{\tau}$	$\overline{\mathbf{r}}$	$\frac{13}{17}$ $\sim$ 1 $\sim$ 100 $\sim$	S	တ	$ \infty $	ဖ  ທ	$\blacktriangleright$	$ w  \sim$		lo	<b>FmWd</b>
344																				$\Omega$								8
345																												9
346																										$\mathbf 0$		10
347													$\Omega$		0										$\Omega$	$\Omega$		11
348																										$\mathbf 0$		12
349																										$\Omega$		13

Figure 34: **Frame Containing F-LUT [0]**

For the sake of brevity, here are the sixteen 11th words in the order they appear in the bitstream.

<b>Bitstream</b>														Frame 32-bit Word																			
Word		$\frac{31}{29}$		$\frac{1}{28}$		$\overline{\mathbf{S}}$		<u>ន្ត្រី នូ នូ ន្ត្រី នូ ទូ ន</u>							$\frac{1}{2}$	$\overline{16}$	$\frac{15}{4}$			5		$\overline{P}$	၈ $\infty$		►	'ဖ	∣ທ	$\blacktriangleleft$	∣ო	$\overline{\mathsf{N}}$	le	lo	<b>LUT Bit</b>
137									$\cap$	$\Omega$	$\Omega$	$\Omega$	U	$\cap$	∩	∩		U								$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	0	15
151		$\Omega$				$\Omega$	1		$\Omega$	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	-1	$\Omega$						$\mathbf{1}$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	14
165	1	<sup>0</sup>			$\Omega$	$\Omega$			0	$\Omega$	O	$\Omega$	0	$\Omega$	0	$\Omega$	$\Omega$	<sup>0</sup>		$\Omega$							$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	13
179		<sup>0</sup>				$\Omega$	1		0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	0	0	-1	$\Omega$	-1			$\Omega$		1	$\Omega$	0	0	$\Omega$	$\Omega$	$\Omega$	12
193						$\Omega$	1		$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\mathbf{1}$	1				$\Omega$		$\mathbf{1}$	$\Omega$	<sup>0</sup>	$\Omega$	$\Omega$	$\Omega$	$\Omega$	11
207							1		$\Omega$	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\overline{1}$	$\mathbf{1}$				٦		$\mathbf{1}$	$\mathbf{1}$	$\Omega$	1	$\Omega$	$\Omega$	$\Omega$	10
221						$\Omega$			0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\overline{1}$								$\Omega$	$\Omega$	O	$\Omega$	$\Omega$	$\Omega$	9
235	1	<sup>0</sup>				$\Omega$			0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\mathbf{1}$	$\Omega$				$\Omega$		$\mathbf{1}$	$\Omega$	$\Omega$	0	$\Omega$	<sup>n</sup>	$\Omega$	8
249	1	$\Omega$			$\Omega$	$\Omega$			0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\mathbf{1}$	$\Omega$			$\Omega$	$\Omega$		$\mathbf{1}$	$\Omega$	<sup>0</sup>	0	$\Omega$	<sup>n</sup>	$\Omega$	$\overline{7}$
263	1	<sup>0</sup>			$\Omega$					$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	-1	$\Omega$	-1		0				$\Omega$	$\Omega$	0	$\Omega$	<sup>n</sup>	$\Omega$	6
277					$\Omega$	$\Omega$	1		0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\mathbf{1}$		1		$\Omega$	$\Omega$	1	$\mathbf{1}$	$\Omega$	$\Omega$	0	$\Omega$	<sup>n</sup>	$\Omega$	5
291		$\mathbf{1}$	$\mathbf{1}$			$\mathbf{1}$	1	$\mathbf{1}$	0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$		$\overline{1}$	1	1	$\mathbf{1}$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	4
305						$\Omega$	1	$\mathbf{1}$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\mathbf{1}$		$\mathbf{1}$			$\Omega$		$\mathbf{1}$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	3
319	$\mathbf{1}$	$\Omega$		$\overline{1}$	$\Omega$		1	$\mathbf{1}$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\overline{1}$	$\Omega$	$\mathbf{1}$		$\Omega$	$\mathbf{1}$		$\mathbf 1$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	2
333	1	$\Omega$		$\overline{1}$	$\Omega$	$\Omega$	1	1	$\Omega$	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\mathbf{1}$	$\Omega$	-1		$\Omega$	$\Omega$		$\mathbf{1}$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	1
347	1	ำ	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\Omega$	1	$\mathbf{1}$	0	$\Omega$	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\mathbf{1}$	$\Omega$	$\mathbf{1}$		$\mathbf{1}$	$\Omega$		$\mathbf{1}$	$\Omega$	$\mathbf{1}$	0	$\Omega$	$\Omega$	$\Omega$	$\Omega$

Figure 35: **Sixteen Words Containing the F-LUT bit**

The bits are  $\overline{\text{LUT}}[15:0] = 01111111111111111$ . The LUT SelectRAM bits are inverted from the logic sense. The logical contents are LUT[15:0]=1000000000000000. Thus, this F-LUT implements a 4-input AND gate.

# <span id="page-38-0"></span>**Example 5: Read All Bits in Slice 0 G-LUTs from CLB C2 and XCV50.**

Given the following attributes, the necessary values to find the G-LUT data can be computed.

Table 32: **All Bits: Slice 0 G–LUTs from CLB C2 and XCV50**

	<b>Values</b> 16 24 12 1:16						
<b>Independent Attributes</b>							
Chip_Rows							
Chip_Cols							
FL							
CLB_Row							
CLB_Col							



Table 32: **All Bits: Slice 0 G–LUTs from CLB C2 and XCV50 (Continued)**

From the equations in [Table 7,](#page-10-0) the dependent variables can be calculated.





Note that fm\_bit\_idx, fm\_wd, and fm\_wd\_bit\_idx have 16 values, one for each row on the XCV50. [Figure 37](#page-40-1) shows where the data lies in the first frame, which contains G[0] for the entire column. The process is the same for the other 15 frames. The commands for reading the LUT SelectRAM data are given in [Figure 36](#page-40-2).

From the calculation for fm\_st\_wd, Frame 0 would start at word 12,588 reading the whole configuration. The instructions in [Figure 36](#page-40-2) start at that word, so word 0 (ignoring the 12 words in the pad frame) is the same as word 12,588 of the entire CLB configuration. The 12 words in the frame are shown in [Figure 37](#page-40-1).

The LUT SelectRAM bits have been shaded for ease of identification. It can be seen from the calculation of fm\_bit\_idx that the LUT SelectRAM bits are in the order 1:16. For example, from the above calculations for fm\_wd and fm\_wd\_bit\_idx, G-LUT[0] in R1C2 is in fm\_wd 1, fm\_wd\_bit\_idx 11. This bit is the shaded bit in word 1 at bit index 11. Similarly, the G-LUT[0] for the other 15 CLB rows are also shaded in this table.

										<b>Data</b>										
<b>Instruction</b>	Hex																			
<b>Sync Word</b>	AA99 5566																			
Write next (1) word to FAR.	3000 2001		$^{\bullet}$ 0			$\cap$														
CLB MJA=22, MNA=32	002C 4000		$\blacksquare$																0 <sub>0</sub>	
Write next word to CMD.	3000 8001															0				
Register value for RCFG		0000 0004																		
Read from FDRO.		2800 60CC 0																		$\Omega$
Flush pipe.	0000	0000																		
(Read 204 words.)																				

Figure 36: **Commands to read R\*C2.S0 G-LUT**

<span id="page-40-2"></span>

Figure 37: **Frame for R\*C2.S0 G-LUTs, Bit G[0]**

# <span id="page-40-1"></span><span id="page-40-0"></span>**Example 6: Read Block SelectRAM index 387 of RAM R2 C0 from an XCV100E.**

Commands for reading the bitstream from the Virtex device are given in [Figure 38](#page-41-0). Use the following independent attributes to find the given F-LUT.





Since we are attempting to read only one bit location, only one frame is necessary to be read. We use the equations of [Table 15,](#page-14-0) [Table 16,](#page-14-1) and Table 17 to determine the dependent variables.

<b>Variables</b>	<b>Equations</b>	<b>Values</b>
MJA virtex	$0 < 4/2 \Rightarrow 2 \times (4/2 - 1 - 0)$	2
MJA_adj	$0 \le 4/2 \Rightarrow 2$	2
MJA	MJA virtex + MJA adj	4
MNA	floor(((387/64)%64)/32)+ 2 x floor(((387/64)%32)/16) + 4 x floor(((387/64)%16)/8) + 8 x floor(((387/64)%8)/4) + 16 x floor(((387/64)%4)/2) + 32 x floor(((387/64)%2)/1)	24
fm bit idx	$3 + 18 \times 19 - 0 + 32$	219
fm st wd	$14 \times 24 + 1 \times 14$	350
fm wd	floor(219/32)	6
fm wd bit idx	$31 + 32 \times 6 - 219$	4

Table 35: **Variables, Equations, and Values for Slice 1 F-LUT**

Commands for reading this memory index are given in [Figure 38.](#page-41-0)

	Data																									
<b>Instruction</b>	Hex																									
Sync Word		AA99 5566																								
Write next (1) word to FAR.	3000	2001																								
CLB MJA = $4$ , MNA = $24$		0208 3000 0																					$\Omega$			
Write next word to CMD.		3000 8001 0																	$\mathbf 0$	$0$ $\bullet$						
Register value for RCFG	0000	0004																								
Read from FDRO.	2800	601C																								
Flush pipe.	0000	0000																								
(Read 28 words.)																										

Figure 38: **Commands to read Block SelectRAM index 387**

<span id="page-41-0"></span>RAM bit 387 is at fm\_wd=6, bit #4.

																Frame 32-bit Word																
<b>Frame Word</b>				<u> អ ន្រ ន្រ ន្រ ន្រ ន្រ ន្</u>					<u> ମ</u>		<u> ଅ                  </u>			$\overline{18}$	$\frac{1}{2}$	$\overline{16}$	$\frac{5}{15}$	$\vert \vec{r} \vert$	$\overline{13}$	$\overline{12}$	$\frac{1}{2}$		တ	00	↖	ဖ	5	$\overline{\mathbf{r}}$	ო	N	$\overline{\phantom{a}}$	lo
0	$\Omega$		$\Omega$	$\cap$	$\Omega$	U	U	$\Omega$		$\cap$	U				$\Omega$		U	U		$\cap$		U			0	$\Omega$	O	∩	$\Omega$	$\cap$	$\Omega$	$\Omega$
	1		$\Omega$								U				U																$\Omega$	$\Omega$
$\overline{2}$	$\mathbf{1}$									$\Omega$	$\Omega$	$\Omega$	$\Omega$	<sup>0</sup>	0	0	0	U						$\mathbf{1}$				U	0		$\Omega$	$\Omega$
$\overline{3}$	0	$\Omega$	$\mathbf 0$	0									$\mathbf 0$	0	0	$\Omega$	0	$\Omega$	$\Omega$	$\mathbf 0$	$\Omega$	0									$\Omega$	$\Omega$
4	$\Omega$		$\Omega$	0	<sup>0</sup>								$\mathbf{1}$			$\mathbf{1}$	0	U	$\Omega$	$\Omega$		U		$\Omega$	0							
$\overline{5}$	$\mathbf{1}$		$\Omega$	$\Omega$	$\Omega$	U	<sup>n</sup>	$\Omega$		<sup>0</sup>	0	O	$\mathbf{1}$							1	$\Omega$	0	U	$\Omega$	0	$\Omega$		U	0			
6	1						$\cap$	$\Omega$	0	O	0	$\Omega$	0	$\Omega$	0	$\Omega$								1	0	O	U	$\overline{0}$	$\Omega$	$\Omega$	$\Omega$	$\Omega$
⇁	$\Omega$										U	$\Omega$	$\Omega$	$\cap$	$\Omega$	$\Omega$	0	$\cap$	$\Omega$	$\Omega$									$\Omega$		$\Omega$	$\Omega$
$\overline{8}$	$\Omega$		$\Omega$	$\Omega$	$\Omega$	U							$\mathbf{1}$		$\Omega$	$\Omega$	0	$\Omega$	$\Omega$	$\Omega$	$\Omega$	0	U	$\Omega$								
9	$\Omega$	$\Omega$	$\Omega$	$\Omega$	$\Omega$	U	∩	$\Omega$		O			$\mathbf{1}$						$\Omega$	$\Omega$	$\Omega$	0	∩	$\Omega$	0	$\Omega$	$\Omega$	∩	1		п	
10	1							$\cap$			U		$\Omega$	$\cap$		$\mathbf{1}$								$\Omega$	0						$\Omega$	$\Omega$
11	1								O	$\Omega$	0	$\Omega$	0	0	$\Omega$	0	0									O		∩			$\Omega$	$\Omega$
12	$\Omega$	$\Omega$	$\Omega$	$\Omega$									$\Omega$	0	0	0	0	$\Omega$	$\Omega$	$\Omega$		O		1					0	$\cap$	$\Omega$	$\Omega$
$\overline{13}$	0		U										$\Omega$	$\Omega$	0		U	∩		$\Omega$		U							0	$\cap$	0	$\Omega$

Figure 39: **Frame MNA=24**

### **Glossary Block SelectRAM Resource**

One of several large, fully-synchronous, dual-port memories in the Virtex FPGAs. Each of these memories contain 4,096 bits. The organization of each memory is configurable. The block SelectRAM resource complements the smaller, distributed, LUT SelectRAMs.

#### **Boundary Scan Interface**

One of the configuration interfaces on the Virtex device. This is a bit-serial interface. The Boundary Scan interface is also known as the JTAG port. Also see the SelectMAP interface.

#### **Capture Data**

The flip-flop and pad data saved from the logic cells and I/O blocks into the bitstream. Use the CAPTURE\_VIRTEX primitive in your HDL code to specify the trigger and clock for the capture operation.

#### **Configurable Logic Block (CLB)**

The functional elements for constructing logic circuits. The Virtex CLB is made up of Slices, which contain Logic Cells.

#### **Configuration Bitstream**

Configuration commands, optionally with configuration data.

#### **Configuration Commands**

Instructions for the Virtex device. There are two classes of Configuration Command — Major and Minor. The Major Commands read and write data to configuration registers in the Virtex device. The Minor commands instruct the Virtex configuration logic to perform specific functions. [See "Command Register \(CMD\)" on page 18.](#page-17-0)

#### **Configuration Data**

Bits that directly define the state of programmable logic. These are written to a Virtex device in a configuration bitstream, and read as Readback Data from a Virtex device.

### **Configuration Frame**

The configuration bits in a Virtex device are organized in columns. A column of CLBs with the I/O blocks above and below the CLBs contain 48 frames of configuration bits. The smallest number of bits that can be read or written through the configuration interfaces is one frame.

#### **Configuration Interface**

A logical interface on the Virtex device through which configuration commands and data can be read and written. A interface consists of one or more physical Device Pins.

#### **Configuration Readback**

The operation of reading Configuration Data (also known as Readback Data) from a Virtex device.

#### **Device Pin**

One of the electrical connections on the package containing the Virtex device.

#### **Frame**

See Configuration Frame.

#### **Logic Cell (LC)**

The basic building block of the Virtex CLB. An LC includes a 4-input function generator, carry logic, and a storage element.

#### **LUT SelectRAMs**

Shallow RAM structures implemented in CLB Lookup Tables (LUTs). See also block SelectRAM section.

#### **Pad**

Pad bits are extra bits used to make the total number of bits in a frame an integral multiple of 32, the number of bits in a configuration word. A Pad Word is an extra word used at the end of a Configuration Frame for pipelining. A Pad Frame is an extra Configuration Frame used at the beginning of a Configuration Readback and at the end of a Configuration Write for pipelining.

#### **Readback Data**

Configuration data read from a Virtex device. The data is organized as Configuration Frames.

#### **SelectMAP Interface**

One of the configuration interfaces on the Virtex device. This is a byte-serial interface. The pins in the SelectMAP interface may be used as user I/O after configuration has been completed or remain configured as a configuration interface.

#### **Slice**

A subdivision of the Virtex CLB. There are two, vertical, slices in a Virtex CLB. Each slice contains two Logic Cells.

#### **Sync Word**

A 32-bit word with a value that is used to synchronize the configuration logic.

# **Revision History**

The following table shows the revision history for this document.

