

# Using Xilinx WebPACK and ModelTech ModelSim Xilinx Edition (MXE)

### Summary

Xilinx WebPACK<sup>™</sup> software is now more powerful than ever with the addition of Model Technology, Inc. (MTI) to this popular EDA tool suite. This application note is designed to quickly show WebPACK users, who are not familiar with MTI, how to utilize this powerful tool within the WebPACK environment.

## Introduction

The Xilinx WebPOWERED<sup>™</sup> solution provides a complete CPLD implementation environment for today's digital designer. In addition to software, the WebPOWERED solution includes CPLD device evaluation and design conversion tools with proven application notes for Xilinx CPLD devices.

WebPOWERED refers to both WebPACK and WebFITTER<sup>™</sup>. WebPACK consists of a series of downloadable software modules and WebFITTER is an on-line tool that allows designers to upload their design for device fitting and evaluation. WebPACK and WebFITTER are available at <u>http://www.xilinx.com/products/software/webpowered.htm</u>.

With the addition of MTI ModelSim to WebPACK, designers are now able to functionally simulate their VHDL and Verilog designs as well as perform post-route simulations to verify device timing. The advantage of using an HDL simulator such as MTI ModelSim over other types of simulators is the ability to use HDL testbenches in the simulation and verification processes. HDL testbenches allow designers to behaviorally describe the stimulus for their design, which provides a great deal of flexibility and allows the stimulus generated in the simulation to more accurately represent the system conditions. In addition, this allows the stimulus to vary based on the response received by the device and also allows for concurrent stimulation to different parts of the design. Testbenches can also be defined to compare the results from the device with expected results, eliminating having to pour over waveforms to insure the device is behaving correctly.

This application note will not thoroughly demonstrate the many capabilities of ModelSim, but will focus on the steps necessary to invoke the MTI ModelSim simulator from within WebPACK. More information for running ModelSim should be obtained from MTI and the ModelSim tutorials. The QuickStart Tutorial from ModelSim provides a good introduction to ModelSim for designers.

Please note that this application note will focus on the VHDL flow through Project Navigator and MXE, however, Verilog is also fully supported by these tools. This application note assumes that the reader is experienced in VHDL and/or Verilog and that Verilog users can substitute the appropriate Verilog file and/or terms in this flow where appropriate.

## MTI ModelSim Xilinx Edition

MTI ModelSim's inclusion in WebPACK is through an exclusive OEM arrangement between MTI and Xilinx. MTI licenses to Xilinx a special edition of ModelSim called ModelSim Xilinx Edition (MXE). MXE Starter is a free trial version available to Xilinx WebPACK customers that allows up to 500 debuggable lines of code to be run without performance reductions. MTI requests that the user register for a license; which can be applied for at the end of the installation process. Upgrades to ModelSim Personal Edition (PE) and Elite Edition (EE) are available from MTI and both upgrades are compatible with WebPACK.

© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

### WebPACK Software Modules

Xilinx WebPACK consists of several software modules for design entry, device fitting, and device programming. Figure 1 shows the WebPACK web page accessed after entering a user name and password. If a single module download is desired, select *Individual Modules* and pick the module to be downloaded. However, to ease the process of obtaining the software modules required, the *Design Configurations* menu automatically selects the software modules needed based on the type of design to be completed.



Figure 1: WebPACK Software Download Web Page

Selecting *Design Configurations* brings up the web page shown in Figure 2 which allows the choice of either *CPLD Design* or *FPGA Design*. After choosing *CPLD Design*, the user can choose to download the software modules for all Xilinx CPLDs or select the particular family of CPLDs desired and only download those modules. This application note addresses both 9500 and CoolRunner CPLDs so the *All Xilinx CPLD Devices* menu choice is selected.

All Xilinx CPLD Devices Select Configuration
9500 Design only
CoolRunner Design Only



The next choice is *Select Configuration* which allows the user to see the modules that will be downloaded based on the design configuration chosen (as shown in Figure 3). Insure that the

MXE Simulator software module has a green check next to it so that it is included in the software modules to be downloaded.



Figure 3: WebPACK Download Configuration Menu

Software module download may be accomplished by choosing either *Single File* or *Web Install* by clicking on the arrow near the *Download Type* field as shown in Figure 4.

_	your do download de	wnload tails	module overview
	Download Type	Single	File 🔽
	Legend:	Single Weblin	File stall
	🗸 🖌 Primary Cl	noice	
	📝 🖌 Included N	lodules	
	Design Type:		
1	CPLD Design:		
ø	-9500 Desi	gn	
R.	-CoolRunn	er Desi	gn
	FPGA Design		
	Design Modules:	Opti	onal Tools:
Ø	Design Entry	🗹 MXE	Simulator
R.	9500 Fitter	🗹 Stat	eC AD
Ø	XPLA Fitter	🗹 HDL	Bencher
	FPGA Fitter	🗹 Chip	Viewer
Ø	JTAG Prog.	🗹 Sche	em. Libraries
R	XPLA Prog.		
	Select All	Do	wnload

Figure 4: Single File or Web Install Menu

Choosing *Single File* as the download type downloads a single compressed installation file to a location specified by the user. This installation file may be run from the saved location at any time. Choosing *Web Install* as the download type downloads 100 Kb partitions while installing the module at the same time. The benefit of *Web Install* is that the install script remembers its location during the download and installation process. In the event data transmission is interrupted, the *Web Install* process will resume from that location once service is restored.

Once the desired software modules and method of download have been selected, clicking the *Download* button invokes the *Download Manager* shown in Figure 5. Each software module should then be downloaded from the web and installed on the user's computer.



Figure 5: WebPACK Download Manager

## Obtaining an MXE License

Licenses for MXE can be obtained at the end of the MXE installation process or after the product has been installed. If the user wishes to obtain a license at the end of the installation, the user should select *Yes* when asked whether to complete the license request process following setup as shown in Figure 6.



Figure 6: Prompt to Request License after MXE Installation Process Completes

When the ModelSim Setup is complete, the user's web browser will be directed to an online license request form shown in Figure 7.



Thank you for choosing the **Model**Sim<sup>TM</sup> Xilinx Edition (XE) simulator. In order to license ModelSim<sup>TM</sup> XE, please fill out the following information and your license will be e-mailed to you after confirming your purchase.



**Note:** If you have registered before on the Xilinx website and would like us to fill in what personal information we know about you, click the Register Once button below.



If you are not registered, you can do so by filling out our <u>Guestbook</u>.

*First Name:	Chilly
*Last Name:	Penguin
Title:	CoolRunner CPLD Mascot
*Сонфану:	Xilinx, Inc.

#### Figure 7: Online License Request Form for MXE

If the user has already installed ModelSim and wishes to request a license, selecting *Start | Programs | ModelSim XE 5.3a* will bring up the menu shown in Figure 8. Selecting *Submit License Request* will cause the user's web browser to be directed to the online registration form shown in Figure 7.



Figure 8: Accessing the License Request Form Via the Program Menu

The license for the MXE product will be emailed to the user in a short period of time. This email contains instructions for installing the license. Please note that the menu shown in Figure 8 also provides access to the Licensing Wizard. This valuable tool aids the user in troubleshooting any license issues and is shown in Figure 9.



Figure 9: MTI License Wizard

## **Getting Started**

This application note assumes that the user has already downloaded and installed the following WebPACK modules:

- Design Entry Module
- MXE Simulator Module
- XC9500 Fitter Module (for XC9500 CPLD designs)
- CoolRunner XPLA Fitter Module (for CoolRunner CPLD designs)
- JTAG Programmer Module (for XC9500 CPLD designs)
- XPLA Programming Module (for CoolRunner CPLD designs)

The user should have also received via email the registration license from MTI and successfully installed the license per included instructions. The user should also be familiar with the use of WebPACK. The VHDL design code used in this application note can be downloaded from the Xilinx web site at http://www.xilinx.com/products/xaw/coolvhdlq.htm by selecting  $I^2C$  for  $XPLA3^{TM}$ . Unzip this file to a directory and note the location. This application note will assume that the file downloaded from the web site, *xapp333.zip*, has been extracted to a folder named *design\_example*.

**NOTE:** THIRD PARTIES INCLUDING PHILIPS MAY HAVE PATENTS ON THE INTER-INTEGRATED CIRCUIT ("I<sup>2</sup>C") BUS. BY PROVIDING THIS HDL CODE AS ONE POSSIBLE IMPLEMENTATION OF THIS STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THE PROVIDED IMPLEMENTATION OF THE I<sup>2</sup>C BUS IS FREE FROM ANY CLAIMS OF INFRINGEMENT BY ANY THIRD PARTY. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE, THE ADEQUACY OF THE IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OR REPRESENTATION THAT THE IMPLEMENTATION IS FREE FROM CLAIMS OF ANY THIRD PARTY. FURTHERMORE, XILINX IS PROVIDING THIS REFERENCE DESIGNS "AS IS" AS A COURTESY TO YOU.

### Simple Design Example

As with any development of a complex, hierarchical design, most designers start with a simple design module first. This application note will therefore start with the source file addition and simulation of the 4-bit counter used in the I<sup>2</sup>C Controller before implementing the entire design.

Start WebPACK Project Navigator by double clicking on the WebPACK icon shown in Figure 10 located on your desktop. (Alternatively, selecting the Xilinx WebPACK Project Navigator from the *Start | Programs | Xilinx CPLD WebPACK* listing will also launch the WebPACK Project Navigator.)



#### Figure 10: Starting Project Navigator from the Desktop Icon

Once Project Navigator opens, select *File I New Project*. Enter *upcnt4* in the *Project Name* text box as shown in Figure 11. This will create a project for simulating the 4-bit counter. Note that in the field *Project Location*, the directory *upcnt4* is specified. WebPACK automatically creates the project directory structure. Therefore, the directory *upcnt4* is created and the project *upcnt4* resides in this directory.

Under *Project Device Options*, the device family, device, and synthesis tool are set for the project. Set the *Device Family* to *Xilinx XPLA3 CPLDs* and the *Device* to *Auto XPLA3*. Choosing *Auto XPLA3* allows the fitter to pick the optimal device density for the design. The *Synthesis Tool* field should be set to *XST VHDL*. Note that if the design source is Verilog, the synthesis tool should be set to *XST Verilog*.

Click OK to close this window.

New Project		×
Project name: upcnt4 Project Device Options:	Project Locatior signs\i2c\desig	n_example\upcnt4
Property Name	•	Value
Device Family		Xilinx XPLA3 CPLDs
Device		AUTO XPLA3
Synthesis Tool		XST VHDL
OK	Cancel	

Figure 11: Creating the Upcnt4 Project

Having unzipped XAPP333.zip into the directory *design\_example* earlier, the file, *upcnt4.vhd* may be imported to this project by clicking *Project* on the Project Navigator menu bar and selecting *Add Source*. In the Add Existing Sources window, navigate to the *design\_example* 

folder, select *upcnt4.vhd* and click *Open* (Figure 12). Choose *VHDL Module* as the Source File type and the file import into the project will be complete.

Add Existing 9	Sources			? ×
Look jn:	📄 design_(	example	- 🗈 🖻	* 🔳
upent4 work i2c.vhd i2c_control. i2c_control. i2 micro_mastr i1 micro_slave	vhd er_tb.vhd tb.vhd	micro_tb.vhd     micro_test.vhd     micro_test.post.vhd     micro_test_post.vhd     pullup.vhd     readme.txt     shift.vhd	Ime_sim.vh         uc_interfac         upent4.vhd         upent4_tb.v         upent4_tb_	id e.vhd /hd post.vhd
File <u>n</u> ame:	upont4.vhd		18-8-0 <b>-</b>	<u>O</u> pen
riles of type.	Joources (".t	xt;".sch;".vhd;".vhd;".vhd;".vh	o;noia;j 💌	Cancel

Figure 12: Adding the upcnt4.vhd File to the Project

#### **Functional Simulation of the 4-bit Counter**

To verify the functionality of the 4-bit counter, the MTI simulator can be used to simulate the design. A VHDL testbench is necessary to define the stimulus for the design and in some cases the expected output. The integration of the MTI simulator into the Project Navigator allows VHDL testbenches to be imported into the project. In this design example, the testbench for the 4-bit counter (*upcnt4\_tb.vhd*) has been created using HDLBencher. HDLBencher from Visual Software Solutions, Inc. helps verify design functionality by creating a testbench from the specified stimulus and expected results. Information about HDLBencher can be obtained from http://www.testbench.com.

**NOTE:** It is very important to view the online help information titled *ModelSim Considerations*. This document contains information to aid in the development of designs and testbenches for use with MXE for XC9500 and CoolRunner CPLD designs. This file can be found by choosing *Start | Programs | Xilinx WebPACK | Help and Technical Support* from the desktop task bar. Once the Help system is running, select the *Contents* tab and expand the selections under *CPLD WebPACK ISE*. Expand *Tutorials* and select *Creating a New VHDL Testbench File*. Follow the steps in this tutorial and take the link under step 4 titled *ModelSim Considerations*.

Using the same steps described to import the VHDL source file, import the testbench file, *upcnt4\_tb.vhd*, into the project. This time, however, choose *VHDL TestBench* as the source file type as shown in Figure 13 and click *OK*.

Choose Source Type	×
upent4_tb.vhd is which source typ The suffix is ambiguous as to type.	e?
VHDL Module VHDL Package	OK
VHDL Test Bench	Cancel

Figure 13: Specifying UPCNT4\_TB.VHD as VHDL TestBench

Note that for Verilog designs, Project Navigator does not display this window. The Verilog testbench or test fixture file **must** have a ".tf" extension to be imported into Project Navigator.

Now that the testbench has been imported into the project, the properties of the MTI Simulator need to be set. Select *upcnt4\_tb.vhd* in Source window of Project Navigator. The Process window now shows the functional and post-route simulation processes of the MTI Simulator as shown in Figure 14.

Xilinx - Project Navigator - C:\anita\module_designs\i2c\design_example\upcnt4\upcnt4.npl	×
<u>File E</u> dit <u>V</u> iew P <u>r</u> oject <u>S</u> ource <u>P</u> rocess <u>M</u> acro <u>W</u> indow <u>H</u> elp	
	-1
Sources in Project:	
	11
□ V upont4 (c:\anita\module_designs\i2c\design_example\upont4.vhd)	
Standyle Yiew E File Yiew Snapshot Yiew E Library Yiew	
Processes for Current Source:	
Simulate Functional VHDL Model	11
Simulate Post-Route VHDL Model	
Process View	
	_
Scanning c:\anita\module_designs\i2c\design_example\upcnt4.vhd	
Writing upcnt4.jhd.	
JHDPARSE complete - O errors, O Marnings,	
Done: completed successfully.	
	J
Console/ Find In Files /	
For Help, press F1	

Figure 14: ModelSim Simulator Processes

Right click on *Simulate Functional VHDL Model*. Select the *Properties* option. A Process Properties options box should appear as shown in Figure 15. In the *VHDL Functional Simulations Options* tab, ensure the following:

- *Pre VSim Do File* value is empty
- Use Automatic Do File box is checked
- Simulation Run Time value is changed to 10,000 ns (10 μs)
- *Design Unit Name* is set to *testbench*. This corresponds to the top level entity in the test bench file.

Next, select the *Display Options* tab to select the ModelSim Simulator windows to be displayed during the simulation. For this design example, check the *Signal*, *Structure* and *Wave* windows. When these fields have been modified, select *OK*.

Process Properties	×	Process Properties	×
VHDL Functional Simulation Optio	ns Display Options	VHDL Functional Simulation Option	ns Display Options
Property Name	Value	Property Name	Value
Pre VSim Do File		Display Signal window	
Use Automatic Do File	<b>V</b>	Display Wave window	<b>N</b>
Simulation Run time	10 us	Display Structure window	
Design Unit Name	testbench	Display Source window	
		Display List window	
		Display Variables window	
	k	Display Process window	
		Display Data Flow window	
OK Cancel	Default Help	OK Cancel	Default Help

Figure 15: ModelSim Simulator Properties

The ModelSim Simulator is now configured and ready for simulation. In the Project Navigator Process Window, double click on *Simulate Functional VHDL Model*. Choose *Run ModelSim Simulator* if the Model Technology menu appears. The ModelSim command window shown in Figure 16 will open and show the progress of the design simulation.

ModelSim XE 5.3d	_ 🗆 🗙			
<u>File Edit D</u> esign <u>V</u> iew <u>R</u> un <u>M</u> acro <u>O</u> ptions <u>W</u> indow <u>H</u> elp				
🕸 🚅   🖻 🛍   패 🚺 100 🛨 트웨 트웨 트웨 🏹   70) 70				
# Compiling entity testbench	-			
# Compiling architecture testbench_arch of testbench				
# Loading entity upont4				
TH Lompiling configuration upont4_crg				
1# Loading entity testbench				
1# vsim Jih work J. XC9000, macro testbench				
# Loading C:/Modeltech, xefull5.3d/win32xoem/_/std standard				
# Loading C:/Modeltech_xefull5.3d/win32xoem//ieee.std_logic_1164(body)				
# Loading C:/Modeltech_xefull5.3d/win32xoem//ieee.std_logic_arith(body)				
# Loading C:/Modeltech_xefull5.3d/win32xoem//std.textio(body)				
# Loading C:/Modeltech_xefull5.3d/win32xoem//ieee.std_logic_textio(body)				
# Loading work.testbench(testbench_arch)				
# Loading work.upcnt4(definition)				
J# .wave	-			
Now: 10 us Delta: 2 sim:/testbench	1.			

Figure 16: ModelSim Command Window

The other selected ModelSim windows will appear as well. Verify the proper operation of the design by selecting between the windows and zooming in on active sections in the Wave

window. Figure 17 shows the windows resulting from the simulation. Close ModelSim by selecting *File | Quit* in the ModelSim Command window.

🚟 structure (sim)			📇 signals (sim)		_ 🗆 🗡
<u>File E</u> dit <u>W</u> indow			<u>F</u> ile <u>E</u> dit <u>V</u> iew	<u>W</u> indow	
<ul> <li>testbench: testber</li> <li>uut: upcnt4(de</li> <li>Package std_logic</li> <li>Package textio</li> <li>Package std_logic</li> </ul>	nch(testbench finition) _textio _arith		⊕- data cnt_en load clr clk	1110 1 0 1 1	
<del>= -</del> wave - default					_ 🗆 🗙
<u>File Edit Cursor Zoom For</u>	mat <u>W</u> indow				
🗲 🖬 🎒 🕴 👗 🖻 🛍 🗍 ,	🛯 🕹 🕺 🕹	ା ଭ୍ର୍ର୍୍	🍳   Ef   El	11 I <del>i</del> X	
<ul> <li>         Itestbench/data         /testbench/cnt_en         /testbench/load         /testbench/clr         /testbench/clk         Itestbench/clk         Itestbench/qout     </li> </ul>	1110     1110       0     1       0     1       0     1       0     1       0     1       0     1       0     1       0     1       0     1       0     0       00000     00000				
		5300 ns	5400 ns	550	00 ns
5238481 ns to 5523960 ns					
✓ ► ► ► ► ► ► ► ► ► ► ► ► ► ► ► ► ► ► ►	• • •				•



#### **Post-Route Simulation of 4-bit Counter**

The post-route simulation processes for XC9500 CPLDs and CoolRunner CPLDs vary in the way the post-route model is created. For XC9500 CPLDs, a delay file with the target device timing (*time\_sim.sdf*) and a VHDL file that calls primitives within the Xilinx library (*time\_sim.vhd*) are created. These two files together form a complete post-route device model of the design that is simulated in ModelSim. The user can choose to have a post-route Verilog model created instead of the VHDL model. The Verilog file will be named *time\_sim.v*.

For CoolRunner CPLDs, a VHDL model is created that contains models for all primitives and delay timing. Also named *time\_sim.vhd*, this file is self-contained and provides a complete post-route device model for simulation in Modelsim. Again, the user can choose to have a post-route Verilog model (*time\_sim.v*) created instead of the VHDL model.

The following sections detail the post-route simulations of the 4-bit counter design for a XC9500 implementation and a CoolRunner CPLD implementation.

**NOTE:** It is very important to view the online help information titled *ModelSim Considerations*. This document contains information to aid in the development of designs and testbenches for use with MXE for XC9500 and CoolRunner CPLD designs. This file can be found by choosing *Start* | *Programs* | *Xilinx WebPACK* | *Help and Technical Support* from the desktop task bar. Once the Help system is running, select the *Contents* tab and expand the selections under *CPLD WebPACK ISE*. Expand *Tutorials* and select *Creating a New VHDL Testbench File*. Follow the steps in this tutorial and take the link under step 4 titled *ModelSim Considerations*.

#### **XC9500 CPLD Post-route Simulation**

In order to accomplish a XC9500 post-route simulation, the design must first be fit into a XC9500 CPLD. Double clicking on *Auto XPLA3 - XST VHDL* (or right clicking and selecting *Properties*) allows the target device to be modified. In the Project Properties window, select *Xilinx 9500XL CPLDs* for the *Device Family* and *Auto 9500XL* as the *Device* as shown in

Figure 18. Choosing *Auto 9500XL* allows the fitter to pick the optimal device density for the design. Click *OK* to close the window.

📚 Xilinx - Project Navig	ator - C:\anita\module_designs\i2c\d	lesign_example\upcnt4\upcnt4.npl	
<u>F</u> ile <u>E</u> dit <u>V</u> iew P <u>r</u> oject	<u>Source Process Macro Window H</u> el	P	
🛛 🗅 🖨 🖬 🎒 🔡	📝 🖺 🗉 🕂 🗷 🗖 🗖	K 💡 🕺 🗍 X 🖻 🛱 🗠 ⇔	
Sources in Project: Untitled Untitled Untitled Unto XPLA3 • XS Uncertainted Unce	T VHDL ta\module_designs\i2c\design_example\upo iodule_desians\i2c\desian_example\upont4 Project Properties	ent4.vhd)	I
	Project Properties		
	Property Name	Value	
	Device Family	Xilinx 9500XL CPLDs	
Processes for Current So	Device	AUTO 9500XL	
Design Ent	Synthesis Tool	AUTO 9500XL AUTO-PC 9500XL AUTO-VQ 9500XL AUTO-CS 9500XL AUTO-PQ 9500XL AUTO-TQ 9500XL AUTO-BG 9500XL	
EXEWRAP dete			
Done: comple_	OK	Cancel <u>D</u> efault Help	
Launching: 'C	:\Xilinx_CPLD\bin\nt\xilpe	rl.exe _lnchmsim.pl'	
Console	Find In Files		<u> </u>
For Help, press F1			

#### Figure 18: Selecting a XC9500 Family CPLD

The fitter must be instructed to produce a VHDL timing model of the design by setting fitter properties. Select *upcnt4.vhd* in the Project Navigator Source window. This displays various processes and utilities in the Project Navigator Process window. Right-click on the *Implement Design* process and select *Properties.* This will open the Process Properties window for the fitter process. Click the *Timing Simulation* tab and select *VHDL* in the *Output File Format* field as shown in Figure 19. Note that there is a menu choice to have the post-route model written in Verilog. The VHDL timing model will be named *time\_sim.vhd* which is the file name expected by

the ModelSim simulator. The Verilog timing model will be named *time\_sim.v* which is the file name expected by the ModelSim simulator. Click *OK* to close the window.

Xilinx - Project Navigator - C:\Anit	a\Module_designs\i2c\de	sign_example\upcnt4\u	pont4.npl	_ 🗆 ×
	ess <u>M</u> acro <u>W</u> indow <u>H</u> elp . 🕂 🗊 🖫 💽 🎼	5   <b>? №</b>    X @	6 2 2 4	
Sources in Project:	gns\i2c\design_example\upcnt i2c\design_example\upcnt4_tb	4.vhd)		
🔤 🖬 Module View 🔲 File View 💼 S 🗄	Process Properties	nized Timing Simulation		×
Processes for Current Source:	Property Name	Va	lue	
	Output File Format Bring Out PRLD Net as a Por	VHDL None EDIF VHDL Verilog		
Process View				
JHDPARSE complete -				
Done: completed succe	0	K Cancel	Default He	
For Help, press F1	/			

Figure 19: Specifying VHDL Output Model for XC9500 Fitter

To start the fitting process, double-click on *Implement Design* in the Project Navigator Process Window. As the design is fit into the device, the progress is displayed in the bottom portion of the Project Navigator Window. When the fitter process has successfully completed, a green check mark appears in front of *Implement Design* in the Project Navigator Process window.

The files *time\_sim.sdf* and *time\_sim.vhd* have now been created and a post-route simulation can be performed. Select *upcnt4\_tb.vhd* in the Project Navigator Source window. Right-click on *Simulate Post-route VHDL Model* and select *Properties.* In the Process Properties window, select the *VHDL Timing Simulations Options* tab to set the parameters for the post-route

simulation as shown in Figure 20. The *Display Options* will be left at the default values which are the same settings as in the functional simulation. Click *OK* to close the window.

Xilinx - Project Navigator - C File Edit <u>V</u> iew P <u>r</u> oject <u>S</u> ource	\Anita\Module_designs\i Process <u>M</u> acro <u>W</u> indow	2c\design_example\upcnt4\upcnt4.npl <u>H</u> elp	<u>- 🗆 ×</u>		
	1 2 2 1	▶ <b>% % %</b> ∦ X <b>h</b> €   ⊻ ⊂   ¶	h		
Sources in Project: Untitled AUTO 9500XL - XST VHDL Uncitled Uncitled C:\anita\module_designs\i2c\design_example\upcnt4.vhd) C:\anita\module_designs\i2c\design_example\upcnt4_tb.vhd C:\anita\module_designs\i2c\design_example\upcnt4_tb.vhd					
Processes for Current Source: ModelSim Simulator Simulate Functi Simulate Post-F	onal VHDL Model Route VHDL Model				
	Process Properties     X       VHDL Timing Simulation Options     Display Options				
	Property Name	Value			
Process 01e00	Pre Vsim Do File				
JHDPARSE complete	Use Automatic Do File	Maximum			
	Simulation Run time	10 us			
Done: completed s	Design Unit Name	testbench			
		TK Cancel Default Help			
Console Find	·				
For Help, press F1			• <i>[</i> ]		

Figure 20: Setting Post-Route Simulation Parameters

Start the post-route simulation by double-clicking on *Simulate Post-Route VHDL Model*. Select *Run Model Sim* if the Model Technology menu is displayed. The ModelSim Command window is displayed showing the progress as the design is loaded into the simulator. The specified windows are opened and the simulation runs for 10  $\mu$ s. As shown in Figure 21, the cursors in the ModelSim Wave window can be used to measure the delay from the clock to one of the

counter register outputs. Select *File | Quit* from the ModelSim Command window to exit ModelSim.

<del>= -</del> wave - default						
<u>File Edit C</u> ursor <u>Z</u> oom F	ormat <u>V</u>	⊻indow				
🗲 🖬 🎒 🕴 👪 🛍	🛛 🕹 🏃	¢ <u>≻</u> + € (®	e, Q, Q,	⊒¶ I I	11 I¥ 🕺	
⊡- /testbench/data /testbench/cnt_en	1110 1	1110				A
/testbench/load /testbench/clr	0 1 1					
	0001	0000		)	0001	
		2360 z	i i i i i i i i i i Ins		2380 ns	2400 ns
	75 ns			2375 ns	2500 ps	
	00 ps			23775	00 ps	
	• •	•				Þ
2346682 ps to 2403321	ps					11.

Figure 21: XC9500 CPLD Post-Route Simulation Results

#### Post-Route Simulation for CoolRunner CPLDs

To perform a post-route simulation for CoolRunner CPLDs, the design must be targeted to a CoolRunner device. Double clicking on *Auto 9500XL - XST VHDL* (or right clicking and

selecting *Properties*) opens the Project Properties window for device selection. Select *Xilinx XPLA3 CPLDs* for the *Device Family* and *Auto XPLA3* for the *Device* as shown in Figure 22.

Xilinx - Project Navigator - <u>File E</u> dit <u>V</u> iew P <u>r</u> oject <u>S</u> ource	C:\Anita\Module_designs e <u>P</u> rocess <u>M</u> acro <u>W</u> indor	Ni2c\design_example\u w <u>H</u> elp	ipent4\upent4.np	l j	<u>- 0 ×</u>
		<b>▶</b> }	X 🖻 💼 🗠	⊆ <b>¶</b>	
Sources in Project: Untitled Surces and AUTO 9500×L - XST VHD Unct4 (c:\anita\moduls	L Project Properties			×	
	Project Properties				
	Property Name	ו	Value		
Processos for Current Sources	Device Family Device	Xilinx XPLA3 CPLDs AUTO XPLA3			
Processes for Current Source:	Synthesis Tool	AUTO XPLA3 AUTO-CP XPLA3 AUTO-CS XPLA3 AUTO-PQ XPLA3 AUTO-TQ XPLA3 AUTO-VQ XPLA3 XCR3032XL VQ44			
JHDPARSE complete		OK Cancel	<u>D</u> efault	Help	
Done: completed st	uccessfully. In Files /				×
For Help, press F1					<b>•</b>

Figure 22: Selecting a CoolRunner XPLA3 CPLD

The fitter must be instructed to produce a VHDL timing model of the design by setting fitter properties. Select *upcnt4.vhd* in the Project Navigator Source window. This displays various processes and utilities in the Project Navigator Process window. Right-click on the *Implement Design* process and select *Properties.* This will open the Process Properties window for the fitter process. Click the *Timing Simulation* tab and select *VHDL* as the *Timing Model Output Type* as shown in Figure 23. The timing VHDL model will be named *time\_sim.vhd* which is the file name expected by the ModelSim simulator. For a Verilog design flow, the timing Verilog

model will be named *time\_sim.v* which is the file name expected by the ModelSim simulator. Click *OK* to close the window.

Xilinx - Project Navigator - C:V	.nita\Module_designs\i2c\	\design_example\upcnt4\up	cnt4.npl	- 🗆 🗵
<u>File Edit View Project Source E</u>	rocess <u>M</u> acro <u>W</u> indow <u>H</u> e			
🗅 😅 🗏 🎒    🗗 😼 🔳	1 🗜 🚿 🖪 🖪 🗖	🔥   🤋 📢    🐰 🖻 I	6   2 2   🦏 📃	
Sources in Project: Untitled AUTO XPLA3 - XST VHDL Upcnt4 (c:\anita\module_co C:\anita\module_design Module View File View	esigns\i2c\design_example\up ns\i2c\design_example\upcnt4 Snapshot View _ 🗐 Library View	cnt4.vhd] 4_tb.vhd		
Processes for Current Source: Design Entry Utilities Synthesize				
Implement Design     XPLA Programmer	Process Properties	n Timing Simulation	×	
ISE 1.0 Copyright (c	Output File Format	Value VHDL VHDL Verilog None		
Scanning c:\anit Scanning c:\anit Writing upcnt4.jhd.				
JHDPARSE complete -				
Done: completed suc	0	IK Cancel D	efault Help	_
Console/ Find In Fil	s /			
For Help, press F1				• <i>I</i> .

Figure 23: Specifying VHDL Output Model for CoolRunner Fitter

To start the fitting process, double-click on *Implement Design* in the Project Navigator Process Window. As the design is fit into the device, the progress is displayed in the bottom portion of the Project Navigator Window. When the fitter process has successfully completed, a green check mark appears in front of *Implement Design* in the Project Navigator Process window. The file *time\_sim.vhd* has now been created.

Select *upcnt4\_tb.vhd* in the Project Navigator Source window. Then right-click on *Simulate Post-route VHDL Model* and select *Properties.* In the Process Properties window, select the *VHDL Timing Simulations Options* tab to set the parameters for the post-route simulation as

shown in Figure 24. The *Display Options* will be left at the default values which are the same settings as in the functional simulation. Click *OK* to close the window.

Xilinx - Project Navigator - C: <u>File E</u> dit <u>V</u> iew P <u>roject Source</u>	Anita\Module_designa Process <u>M</u> acro <u>W</u> indo	s\i2c\design_example\u w <u>H</u> elp	pont4\upont4.npl	
Sources in Project:         Image: So	designs\i2c\design_exam igns\i2c\design_example\ Snapshot View	Image: Set of the set of t	X <b>h c</b> 😟 🤉	
Processes for Current Source: ModelSim Simulator Simulate Function Simulate Post-Re	nal VHDL Model bute VHDL Model Process Properties VHDL Timing Simulation	Options Display Options		×
	Property Name		Value	
iSE 1.0 Copyright(	Pre Vsim Do File Use Automatic Do File Simulation Run time	✓ 10 us testhench		
Scanning c:\ani Scanning c:\ani Writing upcnt4.jhd JHDPARSE complete	Design one Name	LESINGICI		
Done: completed su		OK Cancel	<u>D</u> efault	Help
For Help, press F1				

Figure 24: Setting CoolRunner CPLD Post-Route Simulation Parameters

Start the post-route simulation by double-clicking on *Simulate Post-Route VHDL Model*. Select *Run Model Sim* if the Model Technology menu is displayed. The ModelSim Command window is displayed showing the progress as the design is loaded into the simulator. The specified windows are opened and the simulation runs for 10  $\mu$ s. As shown in Figure 25, the cursors in the ModelSim Wave window can be used to measure the delay from the clock to one of the

counter register outputs. Select *File | Quit* in the ModelSim Command window to close ModelSim.



Figure 25: CoolRunner CPLD Post-Route Simulation Results

## Complex Design Example

The strength of the WebPOWERED tool suite can be seen through the creation of the I<sup>2</sup>C Bus Controller design for a CoolRunner CPLD. The design of the I<sup>2</sup>C Bus Controller using a CoolRunner CPLD is described in Xilinx Application Note XAPP333 and can be downloaded from <a href="http://www.xilinx.com/xapp/xapp333.pdf">http://www.xilinx.com/xapp/xapp333.pdf</a>.

THIRD PARTIES INCLUDING PHILIPS MAY HAVE PATENTS ON THE INTER-INTEGRATED CIRCUIT ("I<sup>2</sup>C") BUS. BY PROVIDING THIS HDL CODE AS ONE POSSIBLE IMPLEMENTATION OF THIS STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THE PROVIDED IMPLEMENTATION OF THE I<sup>2</sup>C BUS IS FREE FROM ANY CLAIMS OF INFRINGEMENT BY ANY THIRD PARTY. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE, THE ADEQUACY OF THE IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OR REPRESENTATION THAT THE IMPLEMENTATION IS FREE FROM CLAIMS OF ANY THIRD PARTY. FURTHERMORE, XILINX IS PROVIDING THIS REFERENCE DESIGNS "AS IS" AS A COURTESY TO YOU.

**Note:** The I<sup>2</sup>C design contains more than 500 lines of executable VHDL code, therefore, the full MXE product (not MXE Starter) is required to simulate this design.

### Opening the I<sup>2</sup>C Project

To simulate the full I<sup>2</sup>C design, the I<sup>2</sup>C project contained in *XAPP333.zip* must be opened in Project Navigator. This application note will assume that *XAPP333.zip* has been extracted to a folder named *design\_example*. Select *File | Open Project* from the Project Navigator menu bar

and select *i2c.npl*. This project contains all of the VHDL source code necessary for implementing the design in a CoolRunner CPLD.



Figure 26: I<sup>2</sup>C Project

### I<sup>2</sup>C Design Functional Simulation

Note that as shown in Figure 26, the functional simulation testbench for the I<sup>2</sup>C design (micro\_test.vhd) has already been imported into the project. Also note that testbenches can be imported into the project for simulating VHDL modules throughout the design hierarchy. The testbench for the 4-bit counter can be imported in the project and the simulations performed in the previous sections of this application note can be executed from this project.

Also note that the WebPACK Process window can be moved within the WebPACK GUI by dragging the double bar at the top of the window to the desired location. In Figure 26, this window has moved to the center of the GUI for better visibility.

The testbench, *micro\_test.vhd*, instantiates a file that emulates the microcontroller interface to the I<sup>2</sup>C design and instantiates two of the I<sup>2</sup>C designs. The microcontroller model configures one of the I<sup>2</sup>C designs as the I<sup>2</sup>C master and configures the other I<sup>2</sup>C design as the I<sup>2</sup>C slave. The microcontroller then writes data (DE, AD, BE, EF, FA, DE) to the I<sup>2</sup>C master for transmission to the I<sup>2</sup>C slave. It then writes the same data to the slave and instructs the master to read this data. Note that the underlying VHDL models and components used in the functional testbench, *micro\_test.vhd*, have been previously compiled in the ModelSim simulator. Please refer to the ModelSim documentation and tutorials for information on how to compile designs.

ModelSim allows the settings and commands of a simulation to be saved in a script file, typically called a ".do" file. This allows the user to configure the wave window, for example, with the signals to be viewed and set colors for these signals. It also allows for a sequence of commands from the ModelSim command windows to be executed in a particular order. Simulation of the I<sup>2</sup>C design will be done with predefined DO files. Please refer to the ModelSim documentation and help files for more information on DO files.

To simulate the I<sup>2</sup>C design with the predefined file, *micro\_test.do*, select the testbench, *micro\_test.vhd* in the Project Navigator source window. Right-click on *Simulate Functional VHDL Model* and select *Properties*. With the *VHDL Functional Simulation Options* tab selected, enter *micro\_test.do* in the *Pre VSIM Do File* field. Un-check the *Use Automatic Do File* box as shown in Figure 27. Since the simulation entity, run time, and viewable windows are all defined in the file, *micro\_test.do*, the *Simulation Run Time* field and the fields under the *Display Options* tab can be left with the default entries. This testbench has the entity name of *micro\_test*, therefore, *micro\_test* is entered as the *Design Unit Name*. Select *OK* to close the window.



Figure 27: Functional Simulation Properties Using Predefined DO file and Testbench Entity Name

The I<sup>2</sup>C design is now simulated by double-clicking *Simulate Functional VHDL Model* in the Project Navigator Process window. Choose *Run ModelSim* if the Model Technologies menu

appears. Again note that the ModelSim Command window displays the status of loading and simulating the design. The file, *micro\_test.do*, only displays the ModelSim Wave window, but has placed the signals in a desired order and has applied formatting (color, radix) to the signals for easier debugging. This is shown in Figure 28.



Figure 28: ModelSim Wave Window for I<sup>2</sup>C Design

As seen in Figure 28, the microcontroller writes data to the master for transmission on the I<sup>2</sup>C bus after it has configured the I<sup>2</sup>C Master and Slave. This is seen in the Master's MBDR\_MICRO signal. As this data is transmitted across the I<sup>2</sup>C bus, it is captured by both the Master and the Slave and is shown in both the Master's and the Slave's MBDR\_I2C signals. When the simulation changes so that the Master reads data from the Slave, the microcontroller writes the data to be read in the Slave's MBDR\_MICRO register. The Slave's MBDR\_MICRO waveforms reflect the data written by the microcontroller and this data is captured by both the Master and Slave's MBDR\_I2C signals as this data is transferred across the I<sup>2</sup>C bus.

Select File / Quit in the ModelSim Command window to close ModelSim.

### I<sup>2</sup>C Design Post-Route Simulation

After fitting the I<sup>2</sup>C design into a CoolRunner CPLD, a post-route VHDL model is created for use in post-route simulations for final verification of the design with device timing. This file is named *time\_sim.vhd* and contains all primitive models and timing.

The testbench file, *micro\_test\_post.vhd*, is similar to the testbench file, *micro\_test.vhd*, except that it instantiates two versions of the microcontroller model. In the functional simulation, generics were used to specify the address on the microcontroller bus for the I<sup>2</sup>C master and I<sup>2</sup>C slave CPLDs. In the post-route version of the I<sup>2</sup>C VHDL model, however, the code is written in a very structural sense and doesn't allow for the passing of generics. Therefore, one microcontroller is used to configure one instantiation of the CPLD code as the I<sup>2</sup>C Master and the other is used to configure the other instantiation of CPLD code as the I<sup>2</sup>C Slave.

This testbench still writes the same data pattern (DE, AD, BE, EF, FA, DE) to the  $l^2C$  Master for transmission to the Slave and then writes this data pattern to the Slave to be read by the Master. If this file is not in the project, import this file to the project as described in previous sections, associating it with the source file *i*2*c* as shown in Figure 29.

🗞 Xilinx - Project Navigator - C:\Anita\Module_designs\i2c\design_example\i2c.npl	_	
<u>File E</u> dit <u>V</u> iew P <u>r</u> oject <u>S</u> ource <u>P</u> rocess <u>M</u> acro <u>W</u> indow <u>H</u> elp		
	2 🛛 🐂	
Sources in Project:       Processes for Current Source:         Image: Construction of the state of the stat		
Done: completed successfully. Launching: 'C:\Xilinx_WebPACK\bin\nt\xilperl.exe _lnchmsim.pl'		
For Help, press F1		🗩 //.

Figure 29: Adding micro\_test\_post.vhd Testbench

As in the functional simulation, predefined DO files are used in simulating the post-route VHDL file. To set the simulator properties, select *micro\_test\_post.vhd* in the Project Navigator Source window. The same two ModelSim Simulator processes, *Simulate Functional VHDL Model* and *Simulate Post-route VHDL Model* appear in the Project Navigator Process window. Right-click on *Simulate Post-route VHDL Model* to open the Simulator Process Properties window. Again, since a predefined DO file will be used, enter *micro\_test\_post.do* in the *Pre Vsim Do File* field and un-check the *Use Automatic Do File* box. The entity name in the file *micro\_test\_post.vhd* is

*micro\_test\_post*, therefore, *micro\_test\_post* is entered as the *Design Unit Name* as shown in Figure 30.

Xilinx - Project Navigator - C:\Anita\Module_designs\i2c\design_example\i2c.npl           File         Edit         View         Project         Source         Process         Macro         Window         Help			
		.   ? №?    % № €   2 2   ₩[	1
Sources in Project: Untitled Untitled XCR3256XL TQ144 - XST VHDL V i2c (i2c.vhd) Micro_test.vhd Micro_test_post.vhd V i2c_control (i2c_control.v) Shift8 (shift.vhd) V upent4 (upent4 vhd)	Processes for Curren	at Source: Sim Simulator Simulate Functional VHDL Model Simulate Post-Route VHDL Model	×
upenter (apenter (apenter vita)	Property Name	Uisplay Uptions	
uc_interface (uc_interfac	Pre Vsim Do File Use Automatic Do File Simulation Run time Design Unit Name	Jule_designsV2C\design_example\micro_test_post. 1000 ns micro_test_post	
Done: completed succes			
For Help, press F1		)K Cancel <u>D</u> efault He	

Figure 30: Specifying the Post-Route DO File and Testbench Entity Name

Note that to actually run the simulation, the underlying testbench files must have been previously compiled in ModelSim. Please refer to ModelSim tutorials on how to compile designs.

To run the post-route simulation, double-click on *Simulate Post-Route VHDL Model*. Choose *Run ModelSim* if the Model Technologies menu appears. The specified DO file instructs

ModelSim to display the Wave window, and formats and colors the data for easy debugging. The simulation results are shown in Figure 31.



Figure 31: I<sup>2</sup>C Post-Route Simulation Results

As seen in Figure 31, the microcontroller writes data to the master for transmission on the I<sup>2</sup>C bus after it has configured both I<sup>2</sup>C designs. This is seen in the MASTER\_MBDR\_MICRO signal. As this data is transmitted across the I<sup>2</sup>C bus, it is captured by both the Master and the Slave and is shown in both the MASTER\_MBDR\_I2C and the SLAVE\_MBDR\_I2C signals. When the simulation changes so that the Master reads data from the Slave, the microcontroller writes the data to be read in the SLAVE\_MBDR\_MICRO register. This data is captured by both the MASTER\_MBDR\_I2C and the SLAVE\_MBDR\_I2C signals as this data is transferred across the I<sup>2</sup>C bus.

Select File / Quit in the ModelSim Command window to close ModelSim.

## Conclusion

This application note describes the integration between Xilinx WebPACK and Model Technology's ModelSim simulator. This powerful combination can be used for both functional and timing verification of a design before the design is actually implemented in a real device. This allows a designer the capability of working through design issues and ideas while a board is being fabricated, increasing the flexibility of the design and shortening the end product timeto-market.

Revision	The followin	ig table show	ws the revision history for this document.
History	Date	Version #	Revision
	04/12/00	1.0	Initial Xilinx release.
	10/30/00	2.0	Updated for WebPACK ISE.