

# Design of an MP3 Portable Player Using a CoolRunner CPLD

## Introduction

MP3 portable players are the trend in music-listening technology. These players do not include any mechanical movements, thereby making them ideal for listening to music during any type of activity. MP3 is a digital compression technique based on MPEG Layer 3 which stores music in a lot less space than current CD technology. Software is readily available to create MP3 files from an existing CD, and the user can then download these files into a portable MP3 player to be enjoyed in almost any environment.

As with any portable, battery-operated device, power dissipation must be minimized. The CoolRunner™ series is a family of advanced 3V and 5V complex programmable logic devices (CPLDs) with extremely low power dissipation which makes them ideal for this application. This application note will address the design of an MP3 portable player using a 3.3V 256 macrocell CoolRunner CPLD (XCR3256XL) as the main controller. To obtain the VHDL code described in this document, go to section "VHDL Code Download" on page 40 for instructions.

# MP3 Portable Player Block Diagram

The block diagram of the CoolRunner MP3 Portable Player is shown in Figure 1. The dashed area shows the logic that is contained in the CoolRunner CPLD. All other blocks are external devices that can be obtained commercially. The CPLD logic blocks and the external devices in this diagram are briefly described in the section following this diagram.




Figure 1: MP3 Player Block Diagram

© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>. All other trademarks and registered trademarks are the property of their respective owners.



## **CoolRunner CPLD Logic Modules**

## **Main Control Logic**

The Main Control Logic block provides the intelligence of the CPLD logic and controls all of the various functions. This logic block is broken into smaller functions such as MPEG chip control, Play logic, etc., as seen in Figure 10.

### **Parallel Port Interface**

This block of logic communicates with the PC over the parallel port for downloading of MP3 data. The design of this MP3 player assumes that a software package is designed to allow users to "rip" CDs and download a collection of their favorite MP3 files to this portable player. The block diagram of this logic is seen in Figure 17.

## **Flash Control**

The Flash Bank shown in Figure 1 consists of a 32 MByte flash called the Song Flash and a 2 Mbyte Flash called the Starting Address Flash. The Flash Control Logic shown in Figure 19 controls the Song Flash memory for the storing and retrieving of MP3 data and the Starting Address Flash Memory which stores the address of the Song Flash where the beginning of each song is stored. The Starting Address Flash also stores the last address of MP3 data so that the end of song data can easily be determined.

#### **User Interface Control**

The user interface for the MP3 player will consists of controls that provide the user the following functions:

- On/Off
- Play/Stop
- Rewind/Fast Forward
- Volume/Mute

This block of logic is shown in Figure 33 and is responsible for interfacing to these controls and providing signals to the Main Control Logic. This logic also updates the LCD display with the MP3 portable player status and current function.

## I<sup>2</sup>C Master

Control and setup of the DAC3550A is done over the I<sup>2</sup>C bus. This block of logic is an I<sup>2</sup>C Master and drives the SCL/SDA signals. A simple control interface from the Main Control Logic triggers the I<sup>2</sup>C master to begin a data transfer. Since this is a local I<sup>2</sup>C bus, this logic will be the only I<sup>2</sup>C bus master, therefore, no arbitration logic or slave logic is required. The block diagram from the I<sup>2</sup>C Master Logic is shown in Figure 29.

#### **Power Management**

The Power Management Logic shown in Figure 39 monitors the voltage indicator from the MAS3507D. It provides the power-up reset for the CPLD logic. This logic initiates a power down operation if voltage level goes below the minimum required voltage or the user turns the MP3 portable player OFF.

## **External Devices**

## MAS3507D MP3 Decoder Chip

The MAS3507D from Micronas Intermetall is a MPEG1 and MPEG2 Layer 2 and 3 audio decoder for use in audio broadcast or memory-based playback applications. This chip is ideal for a portable MP3 player because it contains embedded memory, an embedded DC/DC converter and has very low power consumption. It directly connects with the Micronas Intermetall DAC3550A Stereo Audio DAC to complete the MPEG decoding and playback process.



The DC/DC converter of the MAS3507D will be used to supply the power for the MP3 portable player. The DC/DC converter has a separate enable from the MPEG decoder portion of the chip, therefore these functions can be controlled separately as needed.

The MAS3507D can be controlled via an I<sup>2</sup>C bus or through the parallel interface. MPEG data is input serially into the chip or in a parallel manner through the parallel interface. The chip outputs the audio data in I<sup>2</sup>S format. The input stream can be totally asynchronous to the output audio data. The chip supports digital volume, bass, and treble adjustments.

## DAC3550A Stereo Audio DAC

The DAC3550A Stereo Audio DAC from Micronas Intermetall is a single-chip, high-precision, dual digital-to-analog converter designed for audio applications. The employed conversion technique is based on oversampling with noise-shaping. The DAC3550A provides line-out, headphone/speaker amplifiers, and volume control. With an external crystal, the DAC3550A can provide the clock source for the MAS3507D.

The DAC3550A is controlled over the I<sup>2</sup>C bus. It accepts the audio data in I<sup>2</sup>S format and ideally complements the MAS3507D.

## Flash

The Flash block actually contains two separate Flash Memory banks—the Song Flash and the Starting Address Flash.

32 Mbytes of Flash in the Song Flash is provided for storage of MP3 songs. 32 MBytes of Flash should provide approximately 60 minutes of playing enjoyment. This bank of Flash memory is composed of two 28F128J3A 3V 128 Mbit Intel StrataFlash memories that provide reliable two bit per cell storage technology at a low cost. Benefits include more density in less space and a high-speed interface which is ideal for a portable MP3 player.

The Starting Address Flash stores the starting address of each song in the Song Flash and the address where the song data ends. The Intel 28F320J3A provides 2 MByte of Flash storage for the Starting Address Flash.

## Operational Flows

This section will detail the functions and operations of the MP3 portable player:

- ON/OFF
- Download of MP3 data files (songs)
- Play/Stop
- Rewind/Fast Forward
- Volume Adjustments
- Mute

These sections provide the reader with an overall view of the steps in each operational flow so that the detailed CoolRunner CPLD logic blocks can be more easily understood.

## ON/OFF

The function of the ON/OFF switch when in the ON position will be to apply the battery power to the DC/DC converter of the MAS3507D. This will, in turn, supply power to the rest of the system. The CoolRunner CPLD and other devices will stay in reset until the power has stabilized. The MAS3507D outputs the PUP signal indicating that the power supply voltage exceeds its minimal level. The PUP signal from the MAS3507D is sampled to insure that the



power is stable. The I<sup>2</sup>S format settings of the DAC3550A need to be configured to match the I<sup>2</sup>S output format of the MAS3507D. This is done via an I<sup>2</sup>C register write (Figure 2).




Figure 2: ON Operation

When the ON/OFF switch is in the OFF position, or the PUP signal from the MAS3507D indicates that the power supply voltage has dropped below the minimal required level, the operation of the MP3 portable player must be disabled. The DAC3550A is put into a low power



mode via an I<sup>2</sup>C register write. At this point, power from the batteries is removed from the DC/DC converter of the MAS3507D and the system powers down (Figure 3).




Figure 3: OFF Operation

## **Download of MP3 Data Files (Songs)**

This design assumes that there will be a software package that accompanies this hardware that provides the method of organizing files on the PC for download into the MP3 portable player. This software will control and define the bits of the parallel port (the definition of the parallel port bits is provided in the section detailing the Parallel Port Interface Logic). When the software is ready to begin the download operation, it sets a bit to indicate that a download operation is starting. Please note that the download operation takes priority over all other functions, i.e., all other user-interface functions are ignored at this time. The portable MP3 player must be powered on for the download operation to take place.

To reduce power, the DAC3550A is put in low-power mode by writing a "1" to the PWMD bit of the GCFG register via the I<sup>2</sup>C bus.

Every download operation erases the Song Flash and Starting Address Flash memories. The entire set of music chosen by the user via the PC software is then downloaded into the Flash memory. After the Flash memory has been erased, the address counter for the Flash is reset so that the download begins at address 0. The Track Number is also reset.

The LCD display of the MP3 portable player indicates that a download is taking place. Data is obtained from the parallel port via handshaking similar to that done on a MC68000-like protocol. Once a data byte has been received, it is written into the Song Flash and the address counter is incremented. This process continues until the software indicates that the download operation is complete.

The start of each song is marked by the PC software with a bit in the parallel port called SONG\_ST. When this bit is set, the address of the Song Flash is stored in another small Flash that creates a table of the starting addresses of the songs in memory. The index into this table is the Track Number. This table is used for Rewind and Fast Forward operations. The Track Number is incremented for each new song. The PC software marks the last byte of MP3 data with the LAST\_BYTE bit in the parallel port. When this bit is set, the address of the Song Flash is stored in the Starting Address Flash as the ending address of MP3 data.



The flow of the download operation is shown in Figure 4.




Figure 4: Download Operation



## Play/Stop

The Play operation begins when the user presses the Play button. The DAC3550A is taken out of low-power mode. Byte-wide data is read from the Flash and loaded into the MAS3507D via the DMA mode using the parallel port of the MAS3507D. Please see the MAS3507D data sheet for more details on this mode of transferring MP3 data. As the MP3 data is read from the Song Flash, the address of the Song Flash is compared with the starting address of the next track stored in the Starting Address Flash. If these addresses match, the User Interface Control logic is signalled that a new song has started and the LCD Display indicates the new track number.

Once the data from the Song Flash is loaded into the MAS3507D, the Song Flash address is incremented so that the next byte is ready for loading. This process continues until the address of the Song Flash matches the end address stored in the Starting Address Flash. At this point, the Song Flash address is reset and the MP3 portable player begins playing songs from the beginning of the Song Address Flash. The Play operation is terminated when another operation ( Rewind, Fast Forward, Stop) is chosen (Figure 5).




Figure 5: Play Operation



The Stop operation sets the address of the Song Flash to the starting address of the current track. When the user presses "Play" after a Stop operation, the MP3 Player begins playing at the beginning of the current track (Figure 6).




Figure 6: Stop Operation

## **Rewind/Fast Forward**

## Rewind

If the user wants to skip to the start of the previous track, the REW button is pressed. The previous track's starting address is loaded into the Song Flash address counter. At this point, the MP3 portable player returns to its previous state, i.e., if the MP3 Portable player was playing a song when the REW button was pressed, Play operation begins. If the MP3 portable player is currently playing the first song, the REW operation simply starts the first song over again. The song will not wrap around to the last song in the Song Flash Memory. The REW operation is shown in Figure 7.




Figure 7: Rewind Operation



## **Fast Forward**

The same operations executed for Rewind are done for Fast Forward. When the FWD button is pressed, the next track's starting address is loaded into the Flash address counter and the Play operation begins. The flow for the Fast Forward operation is not shown as the only difference between it and the Rewind operation is that the Track Number is incremented instead of decremented before reading the data from the Starting Address Flash. Performing a Fast Forward operation when the MP3 portable player is playing the last song will cause the first song in the Song Flash Memory to be played.

## **Volume Adjustments**

The DAC 3550A provides analog volume control. It was decided to control the volume of the MP3 portable player via the DAC3550A analog controls for better mute and low-volume sound quality. If these adjustments were made in the MAS3507D in a digital format, the analog amplifier for the headphones in the DAC3550A would be amplifying mute and low-volume signals from the MAS3507D. This could produce some noise during mute and low-volume operation, making the sound not as clear as with the analog controls provided with the DAC3550A.

The analog volume control of the DAC3550A is a 6-bit value that covers a range from +18 dB to -75 dB with the lowest step being the mute position. Each increment or decrement to this 6-bit value in the -75 dB to -54 dB range represents a 3 dB step. Each increment or decrement to this 6-bit value in the -54 dB to +18 dB range represents a 1.5 dB step. The default value is "101100" which represents 0 dB. Therefore, the value "101101" represents +1.5 dB and "101011" represents -1.5 dB. A counter internal to the CoolRunner CPLD will maintain the volume value. This counter is loaded with the volume default value ("101100") at reset.

Adjustments to the volume of the song being played are accomplished by the user pressing the volume "+" and "-" buttons. Each press of these buttons increment and decrement the volume counter and this value is then written to the DAC3550A AVOL register. See Figure 8.




Figure 8: Volume Adjust Flow

## Mute

Pressing the MUTE button toggles the MP3 Portable player mute control. The first press of this button mutes the output of the player, the next press of this button turns mute off and returns the volume to its previous level.



Mute is set in the DAC3550A by writing "0" to the AVOL register. When the MUTE button is pressed, the value of an internal CPLD register is toggled. If the CPLD Mute register is set, zeros are written to the DAC3550A AVOL register to indicate the mute function. If the value of the CPLD Mute register is "0", then the value of the volume counter is written to the DAC3550A AVOL register. This will return the user to the previous volume level (Figure 9).




Figure 9: Mute Operation

CoolRunner CPLD Main Control Logic

10

The Main Control Logic co-ordinates and prioritizes the operations of the MP3 portable player and is shown in Figure 10. It consists of a Main controlling state machine and other blocks of logic that control the more complex functions such as the Play operation and the control of the MPEG Chips (MAS3507D and DAC3550A). The Download operation is performed in the Parallel Port Interface and the operations for Rewind, Fast Forward, and Stop are performed in the Flash Control Logic. The shaded block represents the CoolRunner CPLD Main Control Logic.






Figure 10: Main control Logic Block Diagram

## **Main Control State Machine**

The Main Control State Machine controls the prioritization and ordering of functions. It provides the signals to the other logic blocks for the more complex operations. The state machine can be seen in Figure 11.

The Download function will always take priority over other functions. When the download signal is asserted from the Parallel Port Interface Logic, other operations are ignored until the download operation is completed.



The PLAY operation is implemented in the PLAY Logic block. The Main Control State Machine asserts Play to start this logic and then returns to the state of looking for operations. If the operation is an adjustment to the sound (volume and mute), the play operation executes concurrently with the sound adjustment operation. However, if the operation is an adjustment to the song being played (stop, rewind, fast forward), the play operation is stopped as the play adjustment operation begins.




Figure 11: Main Control Logic - Main Control State Machine

Upon power-up, the Main Control State Machine must first configure the data format mode of the DAC3550A to match the data output of the MAS3507D. This is done in the INIT\_MPEG state. The appropriate command is encoded on the CMD bus to the MPEG chip control logic. When this command has been successfully executed, the state machine moves to the LOW\_PWR state to put the DAC3550A into a low-power mode. The state machine then moves to the IDLE state.

The IDLE state is the state where the state machine waits for operations to occur. Signals from the Parallel Port Interface Logic or the User Interface Control logic direct which state is the next state.



The download operation takes precedence over all other operations, therefore, once the download signal is asserted, the state machine transitions to the DOWNLD state and remains there until the download signal is negated, indicating that the download operation has completed. All other signals are ignored while in the DOWNLD state.

The user interface functions that affect the play functions are encoded by the User Interface Control Logic on the bus PLAY\_STAT. (See "Play Mode Logic" on page 35.) If this bus is set to PLAY, the state machine first enables the MPEG chips by encoding the proper command on the CMD bus to the MPEG Chip Control Logic and asserts the WAKEUP signal to the Flash Control Logic. The state machine then transitions to the ENABLE\_PLAY state to assert the PLAY signal to activate the Play Logic. Once the Play Logic is activated, the state machine returns to the IDLE state to await other functions. Some functions will disable the Play Logic, such as rewind, fast forward, and stop, while others can operate concurrently with the Play Logic such as volume adjustments and mute operations.

When the User Interface Logic detects a Stop, Rewind, or Fast Forward, the state machine transitions to the DISABLE\_MPEG state. This state sets the CMD bus to the proper command for the MPEG Chip Control logic and also disables the Play Logic.

For the Stop, Rewind, and Fast Forward functions, the state machine moves from the DISABLE\_MPEG State to the FLASH\_CTRL state and activates the appropriate state machines in the Flash Control Logic to perform the selected function. Since these functions manipulate the address counters for both the Song Flash and the Starting Address Flash, this functions were implemented in the Flash Control Logic. Once the functions have completed, the FLASH\_DONE signal asserts. The state machine then transitions to the WAIT\_TRACK to allow the track number to be updated. The next state is the UPDATE\_TRACK states in which the LCD\_CONTROL logic is instructed to update the track number display. The state machine then moves back to the IDLE state to await the next operation.

Note that the User Interface Logic keeps track of whether the operation previous to the Rewind and Fast forward functions was a Play operation. If so, it sets the PLAY\_STAT bus to the Play operation so that the Main Control Logic state machine will again enable the Play Logic.

If the operation is a volume adjustment or a mute, the state machine moves to the SOUND\_ADJ state. This state sets the appropriate command on the CMD bus for the MPEG Chip Control Logic to adjust the selected sound feature on the MPEG chips. When these commands have been successfully completed, the state machine returns to the IDLE state.

Note that if either the MAS3507D or the MPEG Chip Control Logic asserts an error signal, the Main Control State Machine will assert the ERR signal to the User Interface Logic and the state machine goes to the ERR\_ST state.

## **Play Logic**

The PLAY operation flow chart shown in Figure 5 is implemented by the Play Logic State Machine. It performs the PIO-DMA transfer described in the MAS3507D-F10 data sheet supplement. This transfer of parallel data is done in 16 byte segments using the PI19-PI12 data pins and is accomplished via the handshaking protocol described in the MAS3507D-F10 data sheet supplement. Please refer to the MAS3507D-F10 data sheet supplement from Intermetall for more detailed information.



The block diagram for the Play Logic is shown in Figure 12. The Play Logic state machine holds the MAS3507D in reset until a play operation begins. It asserts the read signal to the Flash Control Logic when new data is needed for the MAS3507D.




Figure 12: Play Logic Block Diagram

## **Play State Machine**

The Play State Machine controls the generation of the handshake signals require to perform the PIO-DMA data transfer mode of the MAS3507D. This state machine is shown Figure 13.




Figure 13: Play Logic State Machine

The state machine starts in the IDLE state and moves to the FLASH\_DATA state when a play operation is enabled and the EOD signal from the MAS3507D is asserted. If at any time, the play operation is disabled, indicated by PLAY=0, this state machine will complete the current handshake cycle so that the last data word is correctly written to the MAS3507D before returning to the IDLE state.



The FLASH\_DATA state asserts the READ signal to the Flash Control Logic. This signal remains asserted until the data has been loaded into the MAS3507D. This Flash Control Logic will not obtain new data from the Flash until READ is negated. After asserting the READ signal, the state machine transitions to the ASSERT\_PR state if EOD=1.

The ASSERT\_PR state asserts the PR signal to the MAS3507D indicating that valid data is present on the PI19-PI12 pins. The state machine stays in this state until the MAS3507D asserts the RTR signal indicating that it is obtaining the data. The state machine then transitions to the WAIT\_RTR state.

Since the MAS3507D is running at ~14 MHz, the assertion and negation of the RTR signal occurs within one 2 MHz clock cycle. To capture the RTR transition, the falling edge of RTR clocks a "1" into a register, RTR\_LOW, indicating that RTR has negated. Both RTR\_LOW and RTR must be "1" before the state machine transitions to the NEGATE\_PR state. The RTR\_LOW register is reset in the IDLE state.

If EOD negates while in the ASSERT\_PR state, the state machine transitions back to the FLASH\_DATA state. This will hold the data from the FLASH constant (i.e., READ will not negate and therefore the FLASH address will not increment). When EOD negates, no data is transferred to the MAS3507D and the data from the FLASH must be held constant until the next data transfer.

Note that the PR signal is registered on the falling edge of the 2 MHz clock to provide a clean signal to the MAS3507D. The falling edge of the 2 MHz clock is used so that only a half clock cycle delay is incurred.

The NEGATE\_PR state negates both the PR and READ signals. The negation of the READ signal advances the Flash Control Logic Read state machine so that the address to the Song Flash is incremented and the next data byte becomes available. The state machine then moves to the IDLE state to perform the next byte transfer.

When the end of MP3 data in the Flash has been detected by the Flash Control Logic, the SONG\_END signal is asserted. This signal is sampled in the IDLE state when the current byte transfer to the MAS3507D has been completed.

## **MPEG Chip Control**

The MPEG Chip control logic performs the sequence of I<sup>2</sup>C commands necessary to write registers in the DAC3550A chip. The three I<sup>2</sup>C functions required to control the DAC3550A chip are:

- 1. Write to DAC3550A AVOL register(16 bits)
- 2. Write to DAC3550A GCFG register (8 bits)
- 3. Write to DAC3550A SR REG register(8 bits)

Note that the I<sup>2</sup>C required functions are write-only, no I<sup>2</sup>C read functions are required. The command to write a register in the DAC3550A is shown in the section DAC3550A I<sup>2</sup>C Interface.

Basic operation of the MAS3507D is possible without configuration over the I<sup>2</sup>C bus. Configuration and the most important status information are available using the PIO interface of the MAS3507D. The basic operation of the MAS3507D will be used for this application and therefore the MAS3507D will be configured using the PIO interface.

## MAS3507D Parallel Input Output Interface (PIO)

The parallel interface of the MAS3507D consists of the lines PI0-PI4, PI8, PI12-PI19, and several control lines. During start-up, the PIO will read the start-up configuration to define the environment for the MAS3507D. These pins must be connected via resistors to GND or  $V_{CC}$ . Table 1 shows the connections of these pins for the CoolRunner MP3 portable player. Note that pins PI12-PI19 are used for the parallel MP3 data. Please see the MAS3507D data sheet and the MAS3507D-F10 data sheet supplement from Intermetall for more information.



Table 1: MAS3507D PIO Pin Startup Configurations

MAS3507D PIO Pin	Value at Power-up	Definition
PI8	0	Divide CLK0 by 1, 2, or 4 (according to MPEG 1,2, or 2.5)
PI4	1	PIO DMA input mode
PI3	0	Enable layer 3
PI2	0	Enable layer 2
PI1	0	32-bit SDO output
PI0	0	Multimedia mode

## DAC3550A I<sup>2</sup>C Interface

The DAC3550A Write Register Command is shown in Figure 14.




Figure 14: DAC3550A Write Register Command

The subaddresses for the DAC3550A registers are shown in Table 2.

Table 2: DAC3550A Register Subadddresses

Register	Subaddress	Size
SR_REG	\$C1	8 bits
AVOL	\$C2	16 bits
GCFG	\$C3	8 bits

## **MPEG Chip Control Block Diagram**

The MPEG Chip control logic interfaces to the Main Control State Machine and the I<sup>2</sup>C Master logic. Its function is to implement the three I<sup>2</sup>C required operations. The I<sup>2</sup>C commands are encoded on the CMD[1:0] bus as shown in Table 3. Note that CMD[1:0] is set to zero to indicate that no I<sup>2</sup>C command is required. When the indicated operation has completed without errors, the DONE line is asserted. If an error occurs in the I<sup>2</sup>C transaction, the ERR line is asserted.

Table 3: I<sup>2</sup>C Command Encoding

CMD[1:0]	Operation	
0 Nothing		
1	Write DAC3550A SR_REG reg	
2	Write DAC3550A AVOL reg	
3	Write DAC3550A GCFG reg	

The MPEG Chip Control Logic consists of a state machine that sets the start bit, paces the writing of data to the I<sup>2</sup>C Master logic when transactions are complete, and then ends the command. Data is sent to the I<sup>2</sup>C Master Logic over the I<sup>2</sup>CD[7:0] bus. The source of the I<sup>2</sup>C



data is determined by the command being implemented. The data can be either be specific command constants defined by the chip command protocol, the value of the Volume Counter, or all zeros if the Mute FF is "1".

The START signal is asserted to force an I<sup>2</sup>C Start condition and is negated to force an I<sup>2</sup>C Stop condition. At the end of each byte transfer, the I<sup>2</sup>C Master Logic asserts the EOT signal and the MPEG Chip Control logic writes the next data byte to be transmitted over the I<sup>2</sup>C bus. If an acknowledge is not received for an I<sup>2</sup>C transfer, the I<sup>2</sup>C Master Logic sets the ERR bit indicating an error in the I<sup>2</sup>C bus transfer (Figure 15).




Figure 15: MPEG Chip Control Block Diagram

## **MPEG Chip Control State Machine**

Since the Write Register command to the DAC3550A chip contains several sequences of data writes, a state machine is used to implement these commands. Based on the value of the CMD bus, the state machine will determine the data to be output to the I<sup>2</sup>C Master Logic and the number of data transactions required. This state machine is shown in Figure 16.




Figure 16: MPEG Chip Control State Machine

The MPEG Chip Control State Machine will stay in the IDLE state while the CMD bus indicates that there is no I<sup>2</sup>C command to be transmitted (CMD= 0). In this state, the START signal is negated. The state machine transitions to the HEADER state when the CMD bus indicates that there is an I<sup>2</sup>C command.

In the HEADER state, the MSB of the CMD bus determines which I<sup>2</sup>C header is written to the I<sup>2</sup>C Data Register in the I<sup>2</sup>C Master Logic. Once the correct header is written to this register, the START signal is asserted. A rising edge of the START signal instructs the I<sup>2</sup>C Master Logic to generate a START condition and transmit the data in the I<sup>2</sup>C Data Register. The state machine stays in this state until the EOT signal is asserted, indicating that the header has been successfully transmitted on the I<sup>2</sup>C bus. Once EOT has been asserted, the state machine transitions to the SUBADDR state and writes the correct subaddress in the I<sup>2</sup>C data register. The state machine stays in this state until EOT is asserted, indicating that the subaddress has been successfully transmitted on the I<sup>2</sup>C bus.

In the DATA\_1 state, the next data word in the selected command is written to the I<sup>2</sup>C data register and the state machines waits for the EOT signal to be asserted from the I<sup>2</sup>C Master Logic. If the selected command is to write to the AVOL register which is 16 bits, the state machine transitions to the DATA\_2 state to write the last data byte to the I<sup>2</sup>C data register. Otherwise, this data byte was the last data of the command and the state machine transitions to the WAIT STOP state once EOT is asserted.

In the DATA\_2 state as in the DATA\_1 state, the state machine waits for the assertion of EOT and returns to the WAIT STOP state once EOT has been asserted.

Note that the START signal is negated in the WAIT\_STOP state, therefore, transitioning to the WAIT\_STOP state causes a falling edge of the START signal which instructs the I<sup>2</sup>C Master logic to create a STOP condition and the I<sup>2</sup>C command is completed. The state machine leaves



the WAIT\_STOP state when the DETECT\_STOP signal is asserted, indicating that the I<sup>2</sup>C logic has implemented and detected the stop condition.

At this point, the state machine transitions to the DONE state which asserts the MPEG\_DONE signal.

No handshaking is required indicating that valid data has been written into the I<sup>2</sup>C data register. This is due to the fact that the MPEG chip control state machine is running off the system clock (2 MHz) and the I<sup>2</sup>C Master Logic main state machine is running off SCL (400 KHz), therefore, the MPEG chip control state machine has several clock cycles from the assertion of EOT to update the data in the I<sup>2</sup>C data register. The I<sup>2</sup>C Master logic Main State Machine simply assumes that the I<sup>2</sup>C data register contains the data to be transmitted on the I<sup>2</sup>C bus and has been updated.

Since EOT is generated by the I<sup>2</sup>C Master Logic, it is clocked by SCL and is therefore asserted from several system clocks. Therefore, the MPEG Chip Control Logic detects the rising edge of EOT and this rising edge is used to transition the state machine between states.

If at any point, the I<sup>2</sup>C Master Logic asserts the ERR signal indicating that an acknowledge was not received, the state machine asserts the ERR signal to the Main Control Logic State Machine and returns to the IDLE state.

## CoolRunner CPLD Parallel Port Interface

The download software will download MP3 data to the MP3 portable player via the PC parallel port. The bits of the parallel port are defined as shown in Table 4. The MP3 Player will have weak pull-ups on each of the parallel port connections. Connection to the PC can then be determined by a logic "0" on pins 18-25. The connection to the PC must be verified before operating on any of the other signals from the parallel port.

Table 4: Parallel Port Pin Definitions

Pin	PC Definition	MP3 Player Definition	Direction	Active Level	Description
1	nStrobe	nStrobe	PC-MP3 Player	Low	Strobe. This signal indicates that the data on the data pins is valid.
2-9	Data[0:7]	Data[0:7]	PC-MP3 Player	N/A	MP3 Data.
10	nAck	nAck	MP3 Player-PC	Low	Acknowledge. This signal indicates that the MP3 Player has received the data on the data pins and is ready for the next data word.
11	Busy	Dld_Rdy	MP3 Player-PC	High	MP3 Player is ready to begin download function
12	PError	Last_Byte	PC-MP3 Player	High	Last Byte of MP3 Data. This bit is asserted when the download data is the last byte of MP3 data.
13	Select	Not Used			
14	nAutoFd	Song_st	PC-MP3 Player	High	This bit is asserted when the download data is the beginning of a song. The MP3 player uses this bit to store the current address of the Song Flash into the Starting Address Flash.
15	nFault	Not Used			
16	nlnit	Downld	PC-MP3 Player	High	PC is ready to begin download function. Download function will begin when the MP3 Player asserts the DLD_RDY signal.
17	nSelectIn	Not Used			
18-25	GND	GND	N/A	N/A	Signal Ground.

The Parallel Port logic implements the download operation shown in Figure 4. This logic communicates directly with the Flash Control Logic during the download process. A download



signal is sent to the Main Control Logic and the User Interface Logic. All other operations are ignored while the download operation is taking place. The interface signals for the Parallel Port logic are shown in Figure 17. The data bus, DATA[7:0], the SONG\_ST signal, and the LAST\_BYTE signal connect directly to the Flash Control Logic.




Figure 17: Parallel Port Logic Interfaces

The signals interfacing to the Parallel Port on the PC are described in Table 4. The signals to the Flash Control and Main Control Logic are for handshaking during the Download process and for error reporting.

When the download operation begins, the Parallel Port Logic asserts the DNLD\_MODE signal to the rest of the CPLD logic to indicate that a download is taking place. The DNLD\_RDY signal states that the Flash erase operation has completed and the Flash is ready to accept data for download. The NEXT signal is input to the Parallel Port Logic indicating that the Flash Control Logic is ready for the next piece of data to write to the Flash. TRS\_RDY is asserted by the Parallel Port Logic to indicate to the Flash that the data from the parallel port is valid data.

The Parallel Port logic consists of a state machine that handshakes data with the parallel port and controls the Flash download operation. This state machine is shown in Figure 18. Pins 18-25 on the parallel port are connected to GND when the MP3 portable player is connected to the PC. Therefore, these pins are checked for GND and the DOWNLD signal must be asserted before the state machine transitions from the IDLE state to the DNLD MODE state.

The DNLD\_MODE state asserts the DNLD\_MODE signal to the rest of the CPLD logic indicating that the download operation has begun. The state machine waits for the Flash Control Logic to assert the DNLD\_RDY signal indicating that the Flash is ready to accept data and then transitions to the DLD\_RDY state.

The DLD\_RDY state asserts the DLD\_RDY signal to the PC indicating that the MP3 portable player is ready for a download. The state machine remains in this state until the PC asserts the NSTROBE signal indicating that valid data is on the DATA[7:0] pins.

Once NSTROBE is asserted, the state machine transitions to the TRS\_RDY state and asserts the TRS\_RDY signal to the Flash so that the Flash knows the data is valid. The state machine remains in this state until the NEXT signal is asserted from the Flash indicating that the data has been written and the Flash is ready for the next data word.

When NEXT is asserted, the state machine transitions to the ACK state where the nACK signal to the PC is asserted. The PC can then negate nSTROBE and the state machine transitions to the DLD\_RDY state. The PC then places the next data byte on the DATA[7:0] pins and asserts nSTROBE.



This process continues until the PC has written all of the data to the MP3 portable player. Once all of the data has been downloaded, the PC negates DOWNLD and the state machine returns to the IDLE state.




Figure 18: Parallel Port State Machine

## CoolRunner CPLD Flash Control Logic

The Flash Control Logic module not only controls the Song Flash and Starting Address Flash memories, but controls the addresses of these flash memories when performing Rewind, Fast Forward, and Stop operations. In addition, this module is responsible for recognizing when a new song has started during the Play operation and when the end of MP3 data in the Song Flash has been reached.

The Flash Control Logic is broken down into separate entities as shown in Figure 19. The Download Interface Logic block handles the handshaking interface with the Parallel Port logic for a download operation. The User Command logic contains the state machines to implement the Rewind (REW), Fast Forward (FWD), and Stop operations. The Song Flash and Starting Address Flash Control block is responsible for writing data, erasing data, and reading data from the Flash memories as well as incrementing, decrementing, and resetting the address counters. This block also contains the logic that compares the current Song Flash address during a Play operation with the Starting Address for the current track number to determine if the data from the Song Flash is the beginning of a new song. It controls the assertion of the SONG\_START signal during a Play operation that updates the LCD display. This logic also recognizes the last address of MP3 data in the Song Flash and asserts the SONG\_END signal so that the address counters can reset and the playing of music can continue from the beginning of the downloaded data.

Since the Song Address is 25 bits and the Starting Address Flash is 16 bits wide, two cycles are required to read or write the Song Flash address into the Starting Address Flash. The least significant bit of the track number indicates which cycle is being implemented - the cycle that writes/reads the upper bits of the Song Flash address or the cycle that writes/reads the lower bits of the Song Flash address. Note that the upper bits of the Song Flash address are stored in even locations in the Starting Address Flash and the lower bits are stored in odd locations.



For example, bits 25-16 of the starting address for track 4 are stored at location 6 of the Starting Address Flash and bits 15-0 are stored at location 7.

Since there are seven unused bits in the Starting Address Flash when storing the 25-bit Song Flash address, the last address of the MP3 data in the Flash sets the most significant bit to "1". This is used as the flag to indicate that the last of the MP3 data has been read from the Song Flash.




Figure 19: Flash Control Logic Block Diagram



## **Download Interface Logic**

The Download Interface Logic block is responsible for the handshaking interface to the parallel port during a download operation (Figure 20).




Figure 20: Download Logic Block Diagram

## **Download Control State Machine**

The Download Control State machine waits for the DNLD\_MODE signal to be asserted, at which time both flash blocks are erased. The flash memories are erased in 128 KByte blocks. All 128 blocks of the Song Flash memory are erased, however, due to the large size of the blocks, it is only necessary to erase the first block of the Starting Address Flash.

After a successful erase, the DLD\_RDY signal is sent back to the parallel port. Once TRS\_RDY is asserted by the Parallel Port Logic, data is present on the data lines. If the SONG\_ST bit is asserted, the address of the Song Address Flash is written to the Starting Address Flash. Note that the address of the Song Flash is 25 bits, therefore this must be written in two write cycles to the Starting Address Flash. The END\_WRITE\_ERS signal will assert when both of the write cycles to the Starting Address Flash have been successfully completed. The MP3 data byte is then written to Song Flash memory at the corresponding address and the address is then incremented.

If the DNLD\_MODE line is still asserted, the NEXT signal is asserted to get the next byte of data. The last byte of MP3 data is marked by the assertion of the LAST\_BYTE signal. When this signal asserts, the address of the Song Flash is written to the Starting Address Flash as the ending address of MP3 data. The last address of the MP3 data is written into the Starting Address Flash with the most-significant bit set to "1" to flag this as the end of the MP3 data (Figure 21).






Figure 21: Download Control State Machine

This state machines indicates the required function to the FLASH\_CNTR logic via the bus, FLASH\_CMD. This bus is encoded as shown in Table 5.

Table 5: Flash Command Bus Encoding

FLASH_CMD	Operation
000-011	Do Nothing
100	Write Song Flash
101	Erase Song Flash
110	Erase Starting Address Flash
111	Write Starting Address Flash

24



## **User Command Logic**

The User Command Logic Block is responsible for detecting and implementing the user commands and correctly controlling the addresses and address counters for the Flash memories. The commands REW, FWD, and STOP all change the current memory location and song track (Figure 22).




Figure 22: User Command Logic Interfaces

## **Command State Machine**

The command state machine implements the operations to the flash address counters as required by the rewind (REW), fast forward (FWD), and stop (STOP) operations and is shown in Figure 23.

The REW and FWD cause the MP3 Player to either skip to the previous song or skip forward to the next song. This is accomplished by incrementing or decrementing the track number, reading the starting address for that track number from the Starting Address Flash and loading that address into the address counter for the Song Flash. Note, however, that the track number is always pointing to the next song to be played, therefore the track number is first adjusted to point to the current track. This is accomplished in the CHK\_TRACK, DEC1, and DEC2 states.

In the TRACK\_NUM state, the track number has been adjusted to point to the upper bits of the starting address of the current track number. This state either increments the track number for a fast forward, or decrements the track number for a rewind. The track number will not decrement below zero, therefore, rewinds past the first song result in the first song being played. If the increment of the track number reaches the end of the MP3 data, the CMD\_SONG\_END signal is asserted and both address counters are reset. Therefore, fast forwards past the last song will result in the first song being played. Since the Song Flash address is 25 bits, it is stored as 2 16-bit words in the Starting Address Flash and there requires 2 read/load cycles.

The least-significant bit of the track number indicates which read/load cycle is being executed. Therefore, wait states are necessary so that either the increment or the decrement operation are completed before the track number is examined.

Note that the MAS3507D chip is disabled during this operation, therefore, if a CRC error from the MP3 chip is caused by the fact that a previous frame of MP3 data to this chip may be incomplete, this error should be reset while the chip is disabled. Once the address counters have been set for the REW or FWD operation, the FLASH\_DONE signal is asserted to allow the Main Control Logic to implement the next operation.



The STOP operation requires that the Song Flash address counter be loaded with the starting address of the current track number. The starting address of the current track is read from the Starting Address Flash and loaded into the Song Flash address counter. The FLASH\_DONE signal is then asserted.

The SONG\_END signal from the Detect Song Start Logic will simply reset the address counters for both Flash Memories.




Figure 23: Command State Machine

## Song Flash and Starting Address Flash Control

The Song Flash and Starting Address Flash Control Logic manage the command signals to the flash memories for reading, writing, and erasing. The control lines to enable, write, and read from the flash memories are generated at the appropriate times depending on the chosen operation. This logic also controls the Song Flash and Starting Address Flash address counters.



This block consists of two state machines which perform the Read, Write, and Erase functions to the flash memories. The block diagram for the Song Flash and Starting Address Flash Control is shown in Figure 24.




Figure 24: Song Flash Control Block Diagram

## **Read State Machine**

While in operation, the flash memories consume active power. Both flash memories only need to be active during certain operations. When the memory blocks are not enabled during these times, they enter standby mode. This is controlled by asserting and negating the chip enable signal. On a portable MP3 player where power consumption must be limited, this control minimizes memory power and system power consumption.

After a download operation, the Flash memories are set in Read mode. The Song Flash memory is only being read during the Play operation, therefore the Song Flash memory is put into standby mode for all other operations (except Download). To activate the Song Flash, the Song Flash CE is asserted by the WAKEUP signal from the Main Control Logic before the Play operation begins.

The Starting Address Flash is read for Play, Rewind, Fast Forward and Stop operations. For these operations, the Starting Address Flash is taken out of standby mode.

The Read State machine shown in Figure 25 is replicated to read data from both the Song Flash and the Starting Address Flash. It transitions from the IDLE state to the ENABLE\_RD state when the DNLD\_MODE signal is negated and the correct operations are enabled that require the Flash to be removed from Standby mode. For the Song Flash, this is just the WAKEUP signal, for the Starting Address Flash, this is the WAKEUP, REW, FWD, PLAY, or STOP signals. The ENABLE\_RD state asserts the CE and the OE signals to the flash to remove the flash from Standby Mode. At this point, the data from the current address is available on the Flash data output pins. If the READ signal is asserted, the state machine moves to the READ\_DATA state. The READ signal will remain asserted while the data is current Flash data is being utilized. When this data no longer is needed, the READ signal is



negated. Once the READ signal is negated, the state machine transitions to the INC\_ADDR state where the address counter is incremented. The next state is then the ENABLE\_READ state

If at any point, the DNLD\_MODE signal asserts indicating that a download operation is starting, this state machine returns to the IDLE state so that the Write/Erase State Machine can control the Flash memories.




Figure 25: Read Song and Read Stadr State Machines

## Write/Erase State Machine

The Write and Erase operations for the Song Flash and the Starting Address Flash are very similar and are combined into one state machine as shown in Figure 26.

The Write operation is performed byte-by-byte during download mode. The write operation requires that a WRITE command first be written to the flash followed by the actual data write. The command is first written and then the data to the specified address. Once the STS signal is asserted indicating that the Flash has completed the operation, the address counter is incremented. The END\_WRITE\_ERS signal is asserted to complete the write byte cycle.

Erasing the Flash memories is performed on a 128K Byte block. The Erase operation, like the Write operation, first requires that an ERASE command be written to the flash with the address of the block to be erased followed by a write cycle with a CONFIRM data word. When in ERASE mode for the Song Flash, the state machine will loop through all 128 blocks and erase each one. The STS signal from the Flash indicates when each block erase has been completed. Indexing into each block is accomplished by presetting the lower bits of the address counter so that the address counter, when incremented, contains the next block address. When the terminal count of the counter has been reached, all blocks have been erased and the erase operation is complete. The address counter to the Flash is then cleared and the END\_WRITE\_ERS signal is asserted. Note that since only one block of the Starting Address Flash will ever be used, only the first block is erased.

For simplicity, the state machine diagram shown in Figure 26 does not indicate all signals used in the next state decisions. Only the flows for writing and erasing the Song Flash are shown.

28



The flow for the Starting Address Flash are similar with the exception that writing to the Starting Address Flash will always perform two writes so that the full Song Flash address can be stored.




Figure 26: Write/Erase State Machine

## **Detect Song Start**

The Detect Song Start logic compares the address for the Song Flash with the starting address of the next track during Play operation. If the addresses match, then the SONG\_START signal is asserted to update the LCD display and the track number is incremented. The Starting Address Flash is 16-bits wide, therefore two read cycles are necessary to fully compare the Song Flash address with a song's starting address. The addresses are compared on a word-by-word basis as the Starting Address is read from the Starting Address Flash. The interface signals to this logic are shown in Figure 27.




Figure 27: Detect Song Start Block Diagram

The Compare Address State Machine (Figure 28) will compare the first 16 bits of data from the Starting Address Flash with the most-significant 16 bits of the Song Flash address. If this matches, the state machine transitions to the next state to compare the next word. If this word does not match, the state machine goes back to the IDLE state to wait for the next word to be read from the Song Flash as indicated by the READ signal. If the state machine reaches the MATCH state twice, the addresses compare and the SONG\_START signal is asserted.

This same logic is used to detect the end of MP3 data in the Flash. The last address of the MP3 data in the Song Flash is stored in the Starting Address Flash. This address is distinguished by the fact that the most-significant bit of this address is "1" where as the starting addresses have the seven most significant bits stored as "0"s. This "tagging" can be done since the Song Flash address is 25 bits. These 25 bits must be stored as two 16-bit words, therefore there are seven unused bits that can be used to mark the ending address.

If the end of MP3 data is detected, the SONG\_END signal is asserted. The assertion of this signal resets both the track number and the Song Flash Address Counter so that the playing of MP3 songs continues.




Figure 28: Compare Address State Machine

CoolRunner CPLD I<sup>2</sup>C Master Logic

The CoolRunner CPLD will contain the I<sup>2</sup>C Master logic for the internal I<sup>2</sup>C bus in the MP3 portable player. Since there will never be any other Masters on the bus, the I<sup>2</sup>C logic in the CoolRunner CPLD does not require any arbitration logic or multi-master capability. Also, the I<sup>2</sup>C Master logic does not need any capability for being a slave on the bus. Since no I<sup>2</sup>C read functions are required, the I<sup>2</sup>C Master logic will always be in transmit mode.



## **Block Diagram**

The block diagram for the I²C Master Logic is shown in Figure 29. Data to be transmitted on the I²C bus is written to the I²C Data Register by the MPEG Chip Control Logic. A rising edge on the START signal instructs the I²C Master Logic to generate a START condition on the I²C bus. This START condition is detected by the START/STOP detection logic and starts the Main State Machine logic. The I²C Data is shifted onto the I²C bus and when the transmission is complete, the EOT signal is asserted, indicating to the MPEG Chip Control Logic that new data is now required in the I²C data register. Note that the MPEG Chip Control Logic, the I²C Data Register, and the START/STOP/SCL Generation Logic are clocked on the system clock (2 MHz) and the rest of the logic is clocked on SCL. Therefore, the MPEG Chip Control Logic has several clock cycles to update the I²C Data Register before the Main State Machine begins to shift this data on the I²C bus.




Figure 29: I<sup>2</sup>C Master Logic Block Diagram

## Start/Stop/SCL/SDA Generation

The START/STOP/SCL/SDA Generation Logic creates the SDA and SCL signals for the I<sup>2</sup>C bus. This logic divides the system clock to create the SCL clock and generates a START condition when a rising edge of the START signal is detected. During an I<sup>2</sup>C transaction, the SDA\_OUT signal from the I<sup>2</sup>C Shift Register is output on SDA. A falling edge of the START condition or a STOP signal from the Main State Machine instructs this logic to create a STOP condition. The required setup and hold times for START and STOP conditions are met by this state machine.

A rising edge of the START signal is detected and generates the GEN\_START signal. This transitions the START/STOP/SCL state machine to the START state.

The START state holds SCL high, but drives SDA low to generate a START condition. The system clock counter is started and the state machine stays in this state until the required hold time is met. At this point, the next state is SCL\_LOW\_EDGE.

The SCL\_LOW\_EDGE state simply creates a falling edge on SCL and resets the system clock counter. On the next clock edge, the state machine moves to state SCL\_LOW. In this state, the



SCL line is held low and the system clock counter begins counting. If the GEN\_STOP signal is asserted either by a falling edge on START or the STOP signal from the Main State Machine, SDA is set low in this state.

When the SCL low time has been reached, the state machine will transition to the SCL\_HI\_EDGE state.

The SCL\_HI\_EDGE state generates a rising edge on SCL. Note, however, that the state machine will not transition to the SCL\_HI state until the sampled SCL signal is also high to implement the clock synchronization protocol of the I²C specification. Clock synchronization is performed by using the wired-AND connection of the SCL line. The SCL line will be held low by the device with the longest low period. This allows devices receiving data to "slow" the SCL clock. Devices with shorter low periods enter a high wait state until all devices have released the SCL line and it goes high. The SCL\_HI\_EDGE state operates as the high wait state as the SCL clock is synchronized.

The SCL\_HI state starts the system clock counter to count the high time for the SCL signal. If a STOP condition has been requested either by a falling edge of the START signal or from the Main State Machine, the state machine transitions to the IDLE state after half of the SCL high time so that the SDA line can transition as required. Otherwise, the state machine transitions to the SCL\_LOW\_EDGE state when the SCL high time has been reached (Figure 30).




Figure 30: START/STOP/SCL Generation State Machine

## **Main State Machine**

The main state machine for the I<sup>2</sup>C Master Logic is shown in Figure 31. This state machine controls the bit counter and the I<sup>2</sup>C Shift register.



When a START signal has been detected, the state machine transitions from the IDLE state to the HEADER state. The START/STOP signal detection circuit monitors the incoming SDA and SCL lines for the START and STOP conditions.

The HEADER state is the state where the I<sup>2</sup>C header is transmitted on the I<sup>2</sup>C bus. The bit counter begins to count the I<sup>2</sup>C data bits that are shifted onto the I<sup>2</sup>C bus. When all 8 bits of the I<sup>2</sup>C header are shifted out, the state machine transitions to the ACK\_HEADER state.

In the ACK\_HEADER state, the SDA line is sampled to determine whether the addressed I<sup>2</sup>C Slave acknowledged the header. If the addressed Slave does not acknowledge the header, the state machine transitions to the STOP state which signals the START/STOP/SCL Generation Logic to generate a STOP condition. The ERR signal to the Main Control Logic is also set. If the addressed Slave does acknowledge the header, the state machine transitions to the XMIT\_DATA state. (Note that the required I<sup>2</sup>C commands for controlling the MPEG chips are write-only, therefore, the I<sup>2</sup>C Master Logic only contains the logic to transmit data on the I<sup>2</sup>C bus.)

The XMIT\_DATA state shifts the data from the I<sup>2</sup>C Shift register to the SDA line. When the entire byte has been shifted, the state machine transitions to the GET\_ACK\_DATA state. If an acknowledge is received, the state machine goes back to the XMIT\_DATA state to transmit the next byte of data. This pattern continues until either a STOP condition is detected, or an acknowledge bit is not received for a data byte. If a STOP condition is detected, the state machine goes to the IDLE state.

The ERR state generates the signal to the START/STOP/SCL Generation Logic to create a STOP condition because an acknowledge has not been received. This state also sets the ERR signal to the MPEG Chip Control logic indicating that an acknowledge has not been received.




Figure 31: I<sup>2</sup>C Master Logic Main State Machine



## **START/STOP Detection**

This logic monitors the SDA and SCL signals on the I<sup>2</sup>C bus watching for START and STOP conditions. When these conditions are detected, it asserts the appropriate signals to the Main State Machine. DETECT\_STOP is also output to the MPEG\_CHIP\_CTRL logic.

CoolRunner CPLD User Interface Control

A graphic of a proposed user interface for the CoolRunner MP3 Portable Player is shown in Figure 32




Figure 32: MP3 Portable Player User Interface

This interface controls the operations of the MP3 Player and displays the current status. The User Interface Control logic responds to user input on this interface and controls the LCD display.

The user operations are divided into three categories, Power Control, Sound Control and Play Modes. The Power Control category is simply the On/Off operation. The Sound Control functions include volume adjustments and the mute function. Play Modes include Play, Stop, Rewind, and Fast Forward. The User Interface Control Logic is therefore broken up into fourmain blocks, ON/OFF logic, Sound Control Logic, Play Mode logic, and LCD Control Logic. The block diagram is shown in Figure 33.






Figure 33: User Interface Control Logic Block Diagram

## **Play Mode Logic**

The Play Mode Logic block monitors the Play, Rew, Fwd, and Stop buttons. When any button is pressed by a user, a rising edge is detected on these signals. The play mode chosen by the user is encoded on the PLAY\_STAT[2:0] bus as shown in Table 6.

Table (	S:	Plav	Mode	<b>Enco</b>	dina
---------	----	------	------	-------------	------

PLAY_STAT[2:0]	Play Mode
000	Play
001	RWD
010	Stop
011	FWD
100	No-op
101	No-op
110	No-op
111	No-op

The PLAY\_STAT[2:0] bus is sent to the Main Control Logic where the appropriate state machines and logic are enabled to implement the chosen operation. The state machine that controls the setting of the PLAY\_STAT bus is shown in Figure 34. Note that the status of the user interface (stop or play) is maintained in the signal CURR\_MODE. In the case of a Rewind or Fast Forward operation, this signal allows the user to return to the previous operation. For example, if the user was playing a song and then hit REW, the MP3 portable player would resume playing after the Rewind operation was complete. In some cases, these signals indicate that the particular button press can be ignored. For example, if the MP3 portable player is currently in PLAY mode, additional presses of the PLAY button are ignored. Also, if the MP3 Player is in IDLE mode, presses to the STOP button are ignored because the MP3 Player is idle.






Figure 34: Play Mode Logic State Machine

## **Sound Control Logic**

The Sound Control Logic block controls the user interface for adjusting the volume and muting the output of the MP3 portable player. The block diagram for this logic is shown in Figure 35.

Volume adjustments are controlled at the DAC3550A by writing a counter value to the AVOL register. Therefore when the user increases or decreases the volume by pressing the volume "+" and "-" buttons, this counter is incremented or decremented and the DAC3550A AVOL register is updated with the new value. A change to the volume is indicated by the signal VOL\_ADJ which triggers the Main Control Logic State Machine to update the register in the DAC3550A. The volume counter which represents the desired volume level is output as VOL\_LVL[5:0]. Note that once the counter has reached either the maximum or minimum level, additional presses to the "+" (maximum) or "-" (minimum) have no further affect.

When the mute button is initially pressed, the sound is muted. Additional presses of the mute button then toggle the mute function on or off. The mute function is accomplished by writing zeros to the AVOL register of the DAC3550A. When the mute function is disabled, the current value of the volume counter is then written to the AVOL register to restore the previous volume level. This is implemented with a toggle flip-flop that toggles each time the mute button is pressed. The value of the mute flip-flop (MUTE\_STAT) along with the indication that the mute function had changed (MUTE\_CHG) are output to the Main Control Logic so that the AVOL register of the DAC3550A is updated.






Figure 35: Sound Control Logic

## **Volume Control State Machine**

The state machine for controlling the volume of the MP3 Portable player is shown in Figure 36. If the VOL\_INC or VOL\_DEC signal asserts, the state machine moves from the IDLE state to the CHK\_CNT state. In this state, the current value of the counter is checked against the minimum and maximum value. If the counter is at the minimum or maximum value, the state machine returns to the IDLE state and the VOL\_ADJ signal is not asserted. If the counter is not at one of the extremes, then the state machine will increment and decrement the counter. The state machine then moves to the INC\_DEC state and asserts the appropriate control line to the counter. The state machine then moves to the ADJ state where it asserts the VOL\_ADJ line until the MPEG\_DONE signal is asserted from the Main Control Logic indicating that the specified register had been updated.




Figure 36: Volume Control State Machine

## **Mute Control Logic**

The Mute Control Logic simply consists of a toggle flip-flop that toggles with every rising edge of the MUTE signal. The output of the rising edge detection circuit is MUTE\_CHG and MUTE\_STAT is the output of the toggle flip-flop.

## **ON/OFF Logic**

The ON/OFF logic maintains a signal with the on/off status. The pressing of the ON button applies power to the DC/DC convertor internal to the MAS3507D device and is not controlled by this logic. An additional press of the ON button signals that the MP3 portable player should



turn OFF. Pressing of the ON button to turn the system OFF sets the ON/OFF signal to "0" indicating that the system needs to shutdown. This signal is sent to the Power Management Logic which then asserts the RESET signal to the rest of the logic. The MAS3507D WSEN signal is then negated which disables the DC/DC converter and removes power from the logic. The ON/OFF status is implemented with a T flip-flop that toggles with a rising edge (button press) of the ON button. This flip-flop is preset at power-up so that the initial ON state is realized.

## **LCD Control Logic**

The logic to control the LCD assumes that an LCD has been designed with pre-defined icons as shown in Figure 37. This greatly simplifies the control of the LCD, reducing it to simply turning icons on or off. The only part of the display that requires more complex logic is driving the 7-segment displays to display the track number.




Figure 37: LCD Control Logic Block Diagram

## **Icon Control Logic**

The Icon Control Logic simply consists of a 3:8 multiplexor that decodes the PLAY\_STAT bus and asserts the appropriate icon, registers to set the MUTE, ERROR, and DOWNLOAD icon, and logic to decode the volume and battery levels to the appropriate icon value. If DISPLAY\_ERR is asserted, the ERROR icon is displayed with priority over DNLD\_MODE signal then takes priority and this icon is displayed. DISPLAY\_ERR and DNLD\_MODE must both be negated for the other icons to be displayed.

## **Seven-Segment Control Logic**

The 7-segment control logic contains the logic to display the track number on the 7-segment display. This logic converts the binary representation of the Track Number to the appropriate 7-segment display controls as shown in Figure 38.




Figure 38: 7-Segment Control Logic



CoolRunner CPLD Power Management Logic

Power management is crucial to the effective and reliable operation of a portable MP3 player. Upon power-up, the Power Management logic holds the rest of the system in reset until the PUP line from the MAS3507D DC/DC converter indicates that the power is stable. It continually monitors the PUP line. If this signal indicates that the voltage is below the minimum operating voltage or the User Interface Logic indicates that the user has turned the device OFF, the Power Management Logic asserts the RESET signal to the rest of the logic. The Power Management Logic then negates WSEN which disables the MAS3507D DC/DC converter and removes power from the system. The block diagram for this logic is shown in Figure 39.




Figure 39: Power Management Logic Block Diagram

## **Reset Control Logic**

Upon power-up, the Reset Control Logic (Figure 40) monitors the PUP line from the MAS3507D. If the PUP line is asserted indicating that the voltage is above the minimum level, it negates the RESET signal to the rest of the CoolRunner CPLD logic after two wait states.




Figure 40: Reset Control Logic Block Diagram

This logic continually monitors the PUP line from the MAS3507D. If the MAS3507D PUP line negates, or the user turns the MP3 portable player OFF, this logic begins the power-down sequence by asserting the RESET signal to the rest of the board logic. The reset control logic then negates the WSEN signal to remove the battery power from the DC/DC convertor of the MAS3507D.






Figure 41: Power Control State Machine

## Conclusion

This document has detailed the logic design of the CoolRunner CPLD logic for an MP3 portable player. This design is targeted for a 3.3V, 256 macrocell CoolRunner CPLD (XCR3256XL). This device has extremely low static and dynamic power dissipation and therefore is ideally suited for this application. The design of the CoolRunner MP3 Portable Player has also provided an example of using a CoolRunner CPLD in a portable application and can be extended to many other types of portable applications as well.

## VHDL Code Download

VHDL source code and test benches are available for this design. THE DESIGN IS PROVIDED TO YOU "AS IS". XILINX MAKES AND YOU RECEIVE NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. This design has not been verified on hardware (as opposed to simulations), and it should be used only as an example design, not as a fully functional core. XILINX does not warrant the performance, functionality, or operation of this Design will meet your requirements, or that the operation of the Design will be uninterrupted or error free, or that defects in the Design will be corrected. Furthermore, XILINX does not warrant or make any representations regarding use or the results of the use of the Design in terms of correctness, accuracy, reliability or otherwise.

XAPP328 - <a href="http://www.xilinx.com/products/xaw/coolvhdlq.htm">http://www.xilinx.com/products/xaw/coolvhdlq.htm</a>



## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
11/15/99	1.0	Initial Xilinx release
12/30/99	1.1	Updated.
3/07/00	1.2	Updated. Added VHDL code disclaimer and Code link.