

## Features


- Lowest power 128 macrocell CPLD
- 6.0 ns pin-to-pin logic delays
- System frequencies up to 145 MHz
- 128 macrocells with 3,200 usable gates
- Available in small footprint packages
  - 144-pin TQFP (108 user I/O pins)
  - 144-ball CS BGA (108 user I/O)
  - 100-pin VQFP (84 user I/O)
- Optimized for 3.3V systems
  - Ultra low power operation
  - 5V tolerant I/O pins with 3.3V core supply
  - Advanced 0.35 micron five layer metal EEPROM process
  - FZP™ CMOS design technology
- Advanced system features
  - In-system programming
  - Input registers
  - Predictable timing model
  - Up to 23 available clocks per function block
  - Excellent pin retention during design changes
  - Full IEEE Standard 1149.1 boundary-scan (JTAG)
  - Four global clocks
  - Eight product term control terms per function block
- Fast ISP programming times
- Port Enable pin for additional I/O
- 2.7V to 3.6V supply voltage at industrial temperature range
- Programmable slew rate control per output
- Security bit prevents unauthorized access
- Refer to XPLA3 family data sheet (DS012) for architecture description

## Description

The XCR3128XL is a 3.3V 128 macrocell CPLD targeted at power sensitive designs that require leading edge programmable logic solutions. A total of eight function blocks provide 3,200 usable gates. Pin-to-pin propagation delays are 6.0 ns with a maximum system frequency of 145 MHz.

## TotalCMOS™ Design Technique for Fast Zero Power

Xilinx offers a TotalCMOS CPLD, both in process technology and design technique. Xilinx employs a cascade of CMOS gates to implement its sum of products instead of the traditional sense amp approach. This CMOS gate implementation allows Xilinx to offer CPLDs that are both high performance and low power, breaking the paradigm that to have low power, you must have low performance. Refer to [Figure 1](#) and [Table 1](#) showing the  $I_{CC}$  vs. Frequency of our XCR3128XL TotalCMOS CPLD (data taken with eight up/down, loadable 16-bit counters at 3.3V, 25°C).



DS016\_01\_112100

Figure 1: Typical  $I_{CC}$  vs. Frequency at  $V_{CC} = 3.3V, 25^{\circ}C$

Table 1: Typical  $I_{CC}$  vs. Frequency at  $V_{CC} = 3.3V, 25^{\circ}C$

| Frequency (MHz)       | 0 | 1   | 5   | 10  | 20  | 40   | 60   | 80   | 100  | 120  | 140  |
|-----------------------|---|-----|-----|-----|-----|------|------|------|------|------|------|
| Typical $I_{CC}$ (mA) | 0 | 0.5 | 2.2 | 4.4 | 8.7 | 17.1 | 25.3 | 33.6 | 41.6 | 49.7 | 57.7 |

## DC Electrical Characteristics Over Recommended Operating Conditions<sup>(1)</sup>

| Symbol         | Parameter                              | Test Conditions                  | Min. | Max. | Unit          |
|----------------|--|----------------------------------|------|------|---------------|
| $V_{OH}^{(2)}$ | Output High voltage                    | $I_{OH} = -8 \text{ mA}$         | 2.4  | -    | V             |
| $V_{OL}$       | Output Low voltage for 3.3V outputs    | $I_{OL} = 8 \text{ mA}$          | -    | 0.4  | V             |
| $I_{IL}$       | Input leakage current                  | $V_{IN} = \text{GND or } V_{CC}$ | -10  | 10   | $\mu\text{A}$ |
| $I_{IH}$       | I/O High-Z leakage current             | $V_{IN} = \text{GND or } V_{CC}$ | -10  | 10   | $\mu\text{A}$ |
| $I_{CCSB}$     | Standby current                        | $V_{CC} = 3.6\text{V}$           | -    | 100  | $\mu\text{A}$ |
| $I_{CC}$       | Dynamic current <sup>(3,4)</sup>       | $f = 1 \text{ MHz}$              | -    | 1    | mA            |
|                |  | $f = 50 \text{ MHz}$             | -    | 30   | mA            |
| $C_{IN}$       | Input pin capacitance <sup>(5)</sup>   | $f = 1 \text{ MHz}$              | -    | 8    | pF            |
| $C_{CLK}$      | Clock input capacitance <sup>(5)</sup> | $f = 1 \text{ MHz}$              | -    | 12   | pF            |
| $C_{I/O}$      | I/O pin capacitance <sup>(5)</sup>     | $f = 1 \text{ MHz}$              | -    | 10   | pF            |

### Notes:

1. See XPLA3 family data sheet (DS012) for recommended operating conditions.
2. See [Figure 2](#) for output drive characteristics of the XPLA3 family.
3. See [Table 1](#), Figure1 for typical values.
4. This parameter measured with a 16-bit, loadable up/down counter loaded into every function block, with all outputs disabled and unloaded. Inputs are tied to  $V_{CC}$  or ground. This parameter guaranteed by design and characterization, not testing.
5. Typical values, not tested.




Figure 2: Typical I/V Curve for the XPLA3 Family

## AC Electrical Characteristics Over Recommended Operating Conditions<sup>(1,2)</sup>

| Symbol             | Parameter  | -6             |      | -7                 |      | -10  |      | Unit    |
|--------------------|--|----------------|------|--------------------|------|------|------|---------|
|                    |  | Min.           | Max. | Min.               | Max. | Min. | Max. |         |
| $T_{PD1}$          | Propagation delay time (single p-term)           | -              | 5.5  | -                  | 7.0  | -    | 9.1  | ns      |
| $T_{PD2}$          | Propagation delay time (OR array) <sup>(3)</sup> | -              | 6.0  | -                  | 7.5  | -    | 10.0 | ns      |
| $T_{CO}$           | Clock to output (global synchronous pin clock)   | -              | 4.0  |                    | 5.0  | -    | 6.5  | ns      |
| $T_{SUF}^{(4)}$    | Setup time fast                                  | 2.0            | -    | 2.5                | -    | 3.0  | -    | ns      |
| $T_{SU}^{(4)}$     | Setup time                                       | 4.0            | -    | 4.8                | -    | 6.3  | -    | ns      |
| $T_H^{(4)}$        | Hold time  | 0              | -    | 0                  | -    | 0    | -    | ns      |
| $T_{WLH}^{(4)}$    | Global Clock pulse width (High or Low)           | 2.5            | -    | 3.0                | -    | 4.0  | -    | ns      |
| $T_{tPLH}^{(4)}$   | P-term clock pulse width                         | 4.0            | -    | 5.0                | -    | 6.0  | -    | ns      |
| $T_R^{(4)}$        | Input rise time                                  | -              | 20.0 | -                  | 20.0 | -    | 20.0 | ns      |
| $T_L^{(4)}$        | Input fall time                                  | -              | 20.0 | -                  | 20.0 | -    | 20.0 | ns      |
| $f_{SYSTEM}^{(4)}$ | Maximum system frequency                         | -              | 145  | -                  | 119  | -    | 95   | MHz     |
| $T_{CONFIG}^{(4)}$ | Configuration time <sup>(5)</sup>                | -              | 20.0 | -                  | 20.0 | -    | 20.0 | $\mu$ s |
| $T_{POE}^{(4)}$    | P-term OE to output enabled                      | -              | 7.5  | -                  | 9.3  | -    | 11.2 | ns      |
| $T_{POD}^{(4)}$    | P-term OE to output disabled <sup>(6)</sup>      | -              | 7.5  | -                  | 9.3  | -    | 11.2 | ns      |
| $T_{PCO}^{(4)}$    | P-term clock to output                           | -              | 6.5  | -                  | 8.3  | -    | 10.7 | ns      |
| $T_{PAO}^{(4)}$    | P-term set/reset to output valid                 | -              | 8.0  | -                  | 9.3  | -    | 11.2 | ns      |
|                    |  | <b>Advance</b> |      | <b>Preliminary</b> |      |      |      |         |

### Notes:

1. Specifications measured with one output switching.
2. See XPLA3 family data sheet (DS012) for recommended operating conditions.
3. See [Figure 4](#) for derating.
4. These parameters guaranteed by design and/or characterization, not testing.
5. Typical current draw during configuration is 9 mA at 3.6V.
6. Output  $C_L = 5$  pF.


## Internal Timing Parameters<sup>(1,2)</sup>

| Symbol  | Parameter                            | -6                  |                     | -7             |      | -10                |      | Unit |  |
|---|--------------------------------------|---------------------|---------------------|----------------|------|--------------------|------|------|--|
|   |                                      | Min. <sup>(3)</sup> | Max. <sup>(3)</sup> | Min.           | Max. | Min.               | Max. |      |  |
| <b>Buffer Delays</b>                              |                                      |                     |                     |                |      |                    |      |      |  |
| T <sub>IN</sub>                                   | Input buffer delay                   | -                   | 1.3                 | -              | 1.6  | -                  | 2.2  | ns   |  |
| T <sub>FIN</sub>                                  | Fast Input buffer delay              | -                   | 1.8                 | -              | 2.5  | -                  | 3.1  | ns   |  |
| T <sub>GCK</sub>                                  | Global Clock buffer delay            | -                   | 0.8                 | -              | 1.0  | -                  | 1.3  | ns   |  |
| T <sub>OUT</sub>                                  | Output buffer delay                  | -                   | 2.2                 | -              | 2.7  | -                  | 3.6  | ns   |  |
| T <sub>EN</sub>                                   | Output buffer enable/disable delay   | -                   | 4.0                 | -              | 5.0  | -                  | 5.7  | ns   |  |
| <b>Internal Register and Combinatorial Delays</b> |                                      |                     |                     |                |      |                    |      |      |  |
| T <sub>LDI</sub>                                  | Latch transparent delay              | -                   | 1.3                 | -              | 1.6  | -                  | 2.0  | ns   |  |
| T <sub>SUI</sub>                                  | Register setup time                  | 1.0                 | -                   | 1.0            | -    | 1.2                | -    | ns   |  |
| T <sub>HI</sub>                                   | Register hold time                   | 4.0                 | -                   | 5.5            | -    | 6.7                | -    | ns   |  |
| T <sub>ECSU</sub>                                 | Register clock enable setup time     | 2.0                 | -                   | 2.5            | -    | 3.0                | -    | ns   |  |
| T <sub>ECHO</sub>                                 | Register clock enable hold time      | 3.0                 | -                   | 4.5            | -    | 5.5                | -    | ns   |  |
| T <sub>COI</sub>                                  | Register clock to output delay       | -                   | 1.0                 | -              | 1.3  | -                  | 1.6  | ns   |  |
| T <sub>AOI</sub>                                  | Register async. S/R to output delay  | -                   | 2.5                 | -              | 2.3  | -                  | 2.1  | ns   |  |
| T <sub>RAI</sub>                                  | Register async. recovery             | -                   | 4.0                 | -              | 5.0  | -                  | 6.0  | ns   |  |
| T <sub>LOGI1</sub>                                | Internal logic delay (single p-term) | -                   | 2.0                 | -              | 2.7  | -                  | 3.3  | ns   |  |
| T <sub>LOGI2</sub>                                | Internal logic delay (PLA OR term)   | -                   | 2.5                 | -              | 3.2  | -                  | 4.2  | ns   |  |
| <b>Feedback Delays</b>                            |                                      |                     |                     |                |      |                    |      |      |  |
| T <sub>F</sub>                                    | ZIA delay                            | -                   | 1.7                 | -              | 2.1  | -                  | 3.0  | ns   |  |
| <b>Time Adders</b>                                |                                      |                     |                     |                |      |                    |      |      |  |
| T <sub>LOGI3</sub>                                | Fold-back NAND delay                 | -                   | 6.0                 | -              | 7.5  | -                  | 9.5  | ns   |  |
| T <sub>UDA</sub>                                  | Universal delay                      | -                   | 1.7                 | -              | 2.2  | -                  | 2.7  | ns   |  |
| T <sub>SLEW</sub>                                 | Slew rate limited delay              | -                   | 4.0                 | -              | 5.0  | -                  | 6.0  | ns   |  |
|   |                                      |                     |                     | <b>Advance</b> |      | <b>Preliminary</b> |      |      |  |

### Notes:

1. These parameters guaranteed by design and/or characterization, not testing.
2. See XPLA family data sheet (DS012) for timing model.
3. Contact Xilinx for update on advance specification.

## Switching Characteristics




| Component | Values |
|-----------|--------|
| R1        | 390Ω   |
| R2        | 390Ω   |
| C1        | 35 pF  |

| Measurement             | S1     | S2     |
|-------------------------|--------|--------|
| T <sub>POE</sub> (High) | Open   | Closed |
| T <sub>POE</sub> (Low)  | Closed | Open   |
| T <sub>P</sub>          | Closed | Closed |

Note: For T<sub>POD</sub>, C1 = 5 pF


DS016\_03\_050200

Figure 3: AC Load Circuit



DS016\_04\_042800

Figure 4: Derating Curve for T<sub>PD2</sub>



**Measurements:**

All circuit delays are measured at the +1.5V level of inputs and outputs, unless otherwise specified.

DS016\_05\_042800

Figure 5: Voltage Waveform

## Pin Descriptions

Table 2: XCR3128XL User I/O Pins

|                     | VQ100 | CS144 | TQ144 |
|---------------------|-------|-------|-------|
| Total User I/O Pins | 84    | 108   | 108   |

Table 3: XCR3128XL I/O Pins

| Function Block | Macrocell | VQ100             | CS144              | TQ144              |
|----------------|-----------|-------------------|--------------------|--------------------|
| 1              | 1         | -                 | B12                | 106                |
| 1              | 2         | 73 <sup>(1)</sup> | D11 <sup>(1)</sup> | 104 <sup>(1)</sup> |
| 1              | 3         | 72                | D12                | 102                |
| 1              | 4         | 71                | D13                | 101                |
| 1              | 5         | 70                | E10                | 100                |
| 1              | 6         | 69                | E11                | 99                 |
| 1              | 7         | 68                | E12                | 98                 |
| 1              | 8         | -                 | -                  | -                  |
| 1              | 9         | -                 | -                  | -                  |
| 1              | 10        | -                 | -                  | -                  |
| 1              | 11        | 67                | E13                | 97                 |
| 1              | 12        | -                 | F10                | 96                 |
| 1              | 13        | 65                | F12                | 94                 |
| 1              | 14        | 64                | F13                | 93                 |
| 1              | 15        | 63                | G10                | 92                 |
| 1              | 16        | -                 | G11                | 91                 |
| 2              | 1         | 75                | A13                | 107                |
| 2              | 2         | 76                | A12                | 109                |
| 2              | 3         | 77                | B11                | 110                |
| 2              | 4         | 78                | A11                | 111                |
| 2              | 5         | 79                | D10                | 112                |
| 2              | 6         | 80                | C10                | 113                |
| 2              | 7         | 81                | B10                | 114                |
| 2              | 8         | -                 | -                  | -                  |
| 2              | 9         | -                 | -                  | -                  |
| 2              | 10        | -                 | -                  | -                  |
| 2              | 11        | 83                | D9                 | 116                |
| 2              | 12        | 84                | C9                 | 117                |
| 2              | 13        | 85                | B9                 | 118                |
| 2              | 14        | -                 | A9                 | 119                |
| 2              | 15        | -                 | D8                 | 120                |
| 2              | 16        | -                 | C8                 | 121                |

Table 3: XCR3128XL I/O Pins (Continued)

| Function Block | Macrocell | VQ100             | CS144              | TQ144             |
|----------------|-----------|-------------------|--------------------|-------------------|
| 3              | 1         | -                 | G13                | 90                |
| 3              | 2         | 62 <sup>(1)</sup> | G12 <sup>(1)</sup> | 89 <sup>(1)</sup> |
| 3              | 3         | 61                | H13                | 88                |
| 3              | 4         | 60                | H12                | 87                |
| 3              | 5         | -                 | H11                | 86                |
| 3              | 6         | 58                | J13                | 84                |
| 3              | 7         | 57                | J12                | 83                |
| 3              | 8         | -                 | -                  | -                 |
| 3              | 9         | -                 | -                  | -                 |
| 3              | 10        | -                 | -                  | -                 |
| 3              | 11        | 56                | J11                | 82                |
| 3              | 12        | 55                | J10                | 81                |
| 3              | 13        | 54                | K13                | 80                |
| 3              | 14        | 53                | K12                | 79                |
| 3              | 15        | 52                | K11                | 78                |
| 3              | 16        | -                 | K10                | 77                |
| 4              | 1         | -                 | M8                 | 60                |
| 4              | 2         | 40                | L8                 | 61                |
| 4              | 3         | 41                | K8                 | 62                |
| 4              | 4         | 42                | N9                 | 63                |
| 4              | 5         | 44                | L9                 | 65                |
| 4              | 6         | 45                | K9                 | 66                |
| 4              | 7         | 46                | N10                | 67                |
| 4              | 8         | -                 | -                  | -                 |
| 4              | 9         | -                 | -                  | -                 |
| 4              | 10        | -                 | -                  | -                 |
| 4              | 11        | 47                | M10                | 68                |
| 4              | 12        | 48                | L10                | 69                |
| 4              | 13        | 49                | N11                | 70                |
| 4              | 14        | 50                | M11                | 71                |
| 4              | 15        | -                 | L11                | 72                |
| 4              | 16        | -                 | M12                | 74                |
| 5              | 1         | 2                 | A1                 | 1                 |
| 5              | 2         | 1                 | A2                 | 143               |
| 5              | 3         | 100               | C3                 | 142               |
| 5              | 4         | 99                | B3                 | 141               |
| 5              | 5         | 98                | A3                 | 140               |

**Table 3: XCR3128XL I/O Pins (Continued)**

| Function Block | Macrocell | VQ100            | CS144             | TQ144            |
|----------------|-----------|------------------|-------------------|------------------|
| 5              | 6         | 97               | C4                | 139              |
| 5              | 7         | 96               | B4                | 138              |
| 5              | 8         | -                | -                 | -                |
| 5              | 9         | -                | -                 | -                |
| 5              | 10        | -                | -                 | -                |
| 5              | 11        | -                | A4                | 137              |
| 5              | 12        | -                | D5                | 136              |
| 5              | 13        | 94               | B5                | 134              |
| 5              | 14        | 93               | A5                | 133              |
| 5              | 15        | 92               | D6                | 132              |
| 5              | 16        | -                | C6                | 131              |
| 6              | 1         | -                | B1                | 2                |
| 6              | 2         | 4 <sup>(1)</sup> | D2 <sup>(1)</sup> | 4 <sup>(1)</sup> |
| 6              | 3         | 5                | D1                | 5                |
| 6              | 4         | 6                | E4                | 6                |
| 6              | 5         | 7                | E3                | 7                |
| 6              | 6         | 8                | E2                | 8                |
| 6              | 7         | 9                | E1                | 9                |
| 6              | 8         | -                | -                 | -                |
| 6              | 9         | -                | -                 | -                |
| 6              | 10        | -                | -                 | -                |
| 6              | 11        | 10               | F4                | 10               |
| 6              | 12        | -                | F3                | 11               |
| 6              | 13        | -                | F2                | 12               |
| 6              | 14        | 12               | G2                | 14               |
| 6              | 15        | 13               | G1                | 15               |
| 6              | 16        | 14               | G3                | 16               |
| 7              | 1         | -                | N7                | 56               |
| 7              | 2         | 37               | M7                | 55               |
| 7              | 3         | 36               | N6                | 54               |
| 7              | 4         | 35               | M6                | 53               |
| 7              | 5         | 33               | M5                | 46               |
| 7              | 6         | 32               | L5                | 45               |
| 7              | 7         | 31               | K5                | 44               |
| 7              | 8         | -                | -                 | -                |
| 7              | 9         | -                | -                 | -                |
| 7              | 10        | -                | -                 | -                |

**Table 3: XCR3128XL I/O Pins (Continued)**

| Function Block | Macrocell | VQ100             | CS144             | TQ144             |
|----------------|-----------|-------------------|-------------------|-------------------|
| 7              | 11        | 30                | N4                | 42                |
| 7              | 12        | 29                | M4                | 41                |
| 7              | 13        | 28                | L4                | 40                |
| 7              | 14        | 27                | K4                | 39                |
| 7              | 15        | -                 | N3                | 38                |
| 7              | 16        | -                 | M3                | 37                |
| 8              | 1         | -                 | H1                | 18                |
| 8              | 2         | 15 <sup>(1)</sup> | H2 <sup>(1)</sup> | 20 <sup>(1)</sup> |
| 8              | 3         | 16                | H3                | 21                |
| 8              | 4         | 17                | H4                | 22                |
| 8              | 5         | -                 | J1                | 23                |
| 8              | 6         | 19                | J3                | 25                |
| 8              | 7         | 20                | J4                | 26                |
| 8              | 8         | -                 | -                 | -                 |
| 8              | 9         | -                 | -                 | -                 |
| 8              | 10        | -                 | -                 | -                 |
| 8              | 11        | 21                | K1                | 27                |
| 8              | 12        | 22                | K2                | 28                |
| 8              | 13        | 23                | K3                | 29                |
| 8              | 14        | 24                | L1                | 30                |
| 8              | 15        | 25                | M2                | 31                |
| 8              | 16        | -                 | N1                | 32                |

**Notes:**

- JTAG pins

Table 4: XCR3128XL Global, JTAG, Port Enable, Power, and No Connect Pins

| Pin Type   | VQ100                               | CS144  | TQ144  |
|------------|-------------------------------------|--|--|
| IN0 / CLK0 | 90                                  | D7   | 128  |
| IN1 / CLK1 | 89                                  | C7   | 127  |
| IN2 / CLK2 | 88                                  | A7   | 126  |
| IN3 / CLK3 | 87                                  | B7   | 125  |
| TCK        | 62                                  | G12  | 89   |
| TDI        | 4                                   | D2   | 4  |
| TDO        | 73                                  | D11  | 104  |
| TMS        | 15                                  | H2   | 20   |
| PORT_EN    | 11 <sup>(1)</sup>                   | F1 <sup>(1)</sup>  | 13 <sup>(1)</sup>  |
| Vcc        | 3, 18, 34,<br>39, 51, 66,<br>82, 91 | A10, B2, B6,<br>B8, D4, F11,<br>J2, K6, K7,<br>L13, N5,<br>N12 | 24, 50, 51,<br>58, 73, 76,<br>95, 115,<br>123, 130,<br>144 |

Table 4: XCR3128XL Global, JTAG, Port Enable, Power, and No Connect Pins


| Pin Type    | VQ100                            | CS144  | TQ144   |
|-------------|----------------------------------|--|---|
| GND         | 26, 38, 43,<br>59, 74, 86,<br>95 | A6, A8, C5,<br>C13, D3,<br>G4, H10,<br>L6, L7, M9,<br>N2, N8 | 3, 17, 33,<br>52, 57, 59,<br>64, 85, 105,<br>124, 129,<br>135 |
| No Connects | -                                | B13, C1,<br>C2, C11,<br>C12, L2, L3,<br>L12, M1,<br>M13, N13 | 19, 34, 35,<br>36, 43, 47,<br>48, 49, 75,<br>103, 108,<br>122 |

**Notes:**

1. Port Enable is brought High to enable JTAG pins when JTAG pins are used as I/O. See family data sheet for full explanation.



## Ordering Information



### Device Ordering Options

| Speed |                         | Package |                                     | Temperature    |   |
|-------|-------------------------|---------|-------------------------------------|----------------|---|
| -10   | 10 ns pin-to-pin delay  | VQ100   | 100-pin Very Thin Quad Flat Package | C = Commercial | T <sub>A</sub> = 0°C to +70°C<br>V <sub>CC</sub> = 3.0V to 3.6V   |
| -7    | 7.5 ns pin-to-pin delay | CS144   | 144-ball Chip Scale Package         | I = Industrial | T <sub>A</sub> = -40°C to +85°C<br>V <sub>CC</sub> = 2.7V to 3.6V |
| -6    | 6 ns pin-to-pin delay   | TQ144   | 144-pin Thin Quad Flat Pack         |                |   |

## Component Availability

| Pins      |     | 100          | 144          | 144         |
|-----------|-----|--------------|--------------|-------------|
| Type      |     | Plastic VQFP | Plastic TQFP | Plastic BGA |
| Code      |     | VQ100        | TQ144        | CS144       |
| XCR3128XL | -6  | (C)          | (C)          | (C)         |
|           | -7  | C, (I)       | C, (I)       | C, (I)      |
|           | -10 | C,I          | C,I          | C,I         |

**Notes:**

1. Parenthesis indicate future planned products. Please contact Xilinx for up-to-date information.

## Revision History

The following table shows the revision history for this document.

| Date     | Version | Revision  |
|----------|---------|---|
| 04/07/00 | 1.0     | Initial Xilinx release.   |
| 05/03/00 | 1.1     | Minor updates and added Boundary Scan to pinout table.  |
| 11/20/00 | 1.2     | Updated pinout tables; corrected note in <a href="#">Table 4</a> to read: "port enable pin is brought High".                      |
| 12/08/00 | 1.3     | Updated pinout tables.  |
| 01/17/01 | 1.4     | Removed Timing Model.   |
| 04/11/01 | 1.5     | Added Typical I/V curve, <a href="#">Figure 2</a> ; added <a href="#">Table 2</a> : Total User I/O; changed V <sub>OH</sub> spec. |
| 04/19/01 | 1.6     | Updated Typical I/V curve, <a href="#">Figure 2</a> : added voltage levels.   |
| 08/10/01 | 1.7     | Moved <a href="#">Figure 1</a> and <a href="#">Table 1</a> to first page. Changed VQ144 to VQ100 in <a href="#">Table 2</a> .     |