

## Summary of Virtex<sup>®</sup>-II Features

- Industry First Platform (FPGA) Solution
- 10<sup>6</sup> Transistor<sup>™</sup> Architecture
  - 200,000 logic cells (100,000 logic gates)
  - 200 Mhz internal clock speed (Advanced Logic)
  - 100x 100x100 (Advanced Logic)
- Selectable<sup>™</sup> Memory Hierarchy
  - 100s of True Dual Port<sup>™</sup> Random Access Memory (RAM) resources
  - Up to 10,000s of distributed Selectable<sup>™</sup> resources
  - High-performance interface to external memory
    - 16-bit address bus
    - 16-bit data bus
    - 100MHz address
    - 100MHz data
- Arithmetic Functions
  - Dedicated 16-bit x 16-bit multiplier blocks
  - Flexible adder carry logic chains
- Flexible Logic Resources
  - Up to 10,000 internal registers (works with Clock Enable)
  - Up to 10,000 lookup tables (fully or selectable 16-bit shift registers)
  - Wide multiplexers and wide input function support
  - Hierarchical cascade chain and Run at Products support
  - Internal bus arbitrating
- High-Performance Clock Management Circuitry
  - Up to 100,000 Digital Clock Manager (DCM) modules
    - Phase-locked loops
    - Phase-locked systems
    - Frequency dividers
    - 10 global clock multiplexers/buffers
- Active Interconnect<sup>™</sup> Technology
  - Flexible generation of external multiplexers
  - Programmable bus routing delay independent of length
- Selectable<sup>™</sup> I/O<sup>™</sup> Technology
  - Up to 1,000 user I/Os
  - 10 single-ended standards and/or differential standards
  - Programmable termination (1 million 50 ohm per IO)
- Significantly Controlled Impedance (SCI) I/O enables 100-MHz operation in single-ended I/O configurations
- PCI-X (100 MHz), PCI (100 MHz and 66 MHz compliance), and Centronics compliance
- Differential Signaling
  - 100-MHz low-voltage differential signaling (LVDS) fully compliant with ANSI
  - 100-MHz LVDS
  - 100-MHz low-voltage differential (LV) LVDS with current source drivers
  - Low Voltage Positive Emitter-Coupled Logic (LVPECL) LVDS
  - 100-MHz differential signaling
- Proprietary High-Performance Selectable<sup>™</sup> Technology
  - High-performance adder
  - Flexible adder carry bus
  - 100-MHz 16-bit generation multiplexer
- Supported by Virtex<sup>™</sup> Foundation<sup>™</sup> and Virtex<sup>™</sup> Device Management Systems
  - Integrated EDA and timing design flow
  - Completion of 100 system-gate designs
  - Internal Test Design (ITD) tool
- I/O<sup>™</sup> Based-in-System Configuration
  - Full Selectable<sup>™</sup> configuration
  - True Dual Port<sup>™</sup> Embedded (DPE) memory option (Advanced Embedded)
- 100% I/O support
  - Partial configuration
  - Unlimited program ability
  - Reconfigurability
- 0.1-µm 1.5V CMOS process with 10% per high-speed transition
- 1.5V (I/O) core power supply dedicated 1.5V V<sub>DDIO</sub> memory and V<sub>DDIO</sub> I/O power supply
- IEEE 1149.1 compatible boundary scan logic support
- Flip-Chip architecture that drastically (10x) reduces I/O pin count (10,000, 10,000, and 1,000)
- 100% factory tested

<sup>1</sup> 100,000 logic cells (50,000 logic gates) is based on the Virtex-II 1.5V Advanced Logic device. For more information, visit [www.xilinx.com](http://www.xilinx.com).

Table 1: Xilinx FPGAs Programmable Gate Array Family Members

Series	System Name	IOB (pin I/Os in blocks) (Max. Utilization)			Multiplier Blocks	SelectRAM Blocks		BRAMs	Max I/O Ports <sup>(1)</sup>
		Array New I/Os	Blocks	(Maximum Utilization) Total I/Os		16-Kbit Blocks	Max 4-Kbit Blocks		
ultrascale	ultra60	0 to 6	2000	0	0	0	0	0	80
ultrascale	ultra65	0 to 6	2000	0	0	0	0	0	100
ultrascale	ultra70	0 to 6	2000	0	0	0	0	0	200
ultrascale	ultra75	0 to 6	2000	0	0	0	0	0	250
ultrascale	ultra90	0 to 6	2000	0	0	0	0	0	300
ultrascale	ultra100	0 to 6	2000	0	0	0	0	0	400
ultrascale	ultra110	0 to 6	2000	0	0	0	0	0	500
ultrascale	ultra120	0 to 6	2000	0	0	0	0	0	600
ultrascale	ultra130	0 to 6	2000	0	0	0	0	0	700
ultrascale	ultra140	0 to 6	2000	0	0	0	0	0	800
ultrascale	ultra150	0 to 6	2000	0	0	0	0	0	900
ultrascale	ultra160	0 to 6	2000	0	0	0	0	0	1,000
ultrascale	ultra170	0 to 6	2000	0	0	0	0	0	1,100
ultrascale	ultra180	0 to 6	2000	0	0	0	0	0	1,200

Notes:

1. See device [Table 6: Maximum Number of User I/O Ports](#).

## General Description

The Virtex® family is a platform FPGAs developed for high performance from its density to high density designs that accelerate IP cores and embedded hardware. The family delivers complete solutions for telecommunications, wireless networking, video, and DSP applications, including PCI Express, and SDIO interfaces.

The leading edge of Figure 1 is the Virtex-5 (V5) design model process and the Virtex-6 architecture are optimized for high speed with low power consumption. Combining with reliability of flexible features and a large range of densities up to 10 million system gates, the Virtex family advances programmable high design capabilities with a powerful alternative to multi-processor gate arrays. As shown in [Table 1](#), the Virtex family comprises 14 members, ranging from 200K to 1.8M system gates.

## Packaging

Offerings include ball grid array (BGA) packages with 64 pins, 144 pins, and 256 pins in addition to multi-level wire bond interconnects. Flip-chip interconnect is used in some of the BGA offerings. The cost of flip-chip interconnect offers more I/O than is possible in wire bond versions of the other packages. Flip-chip interconnect offers the combination of high I/O count with high thermal capacity.

[Table 2](#) shows the maximum number of user I/Os available. The Virtex 6 design package combination table ([Table 6](#) at the end of this section) shows the maximum number of I/Os for each device and package using wire bond or flip-chip technology.


Table 2: Maximum Number of User I/O Ports

Series	Wire Bond	Flip-Chip
ultrascale	80	
ultrascale	100	
ultrascale	200	
ultrascale	250	
ultrascale	300	400
ultrascale	400	500
ultrascale	500	600
ultrascale	600	700
ultrascale		800
ultrascale		900
ultrascale		1,000
ultrascale		1,100

## Architecture

### Virtex-5 Array Overview

Virtex-5 devices are reconfigurable gate arrays with various reconfigurable elements. The Virtex-5 architecture is optimized for high-density and high-performance logic designs. As shown in [Figure 1](#), the programmable device is comprised of input/output blocks (IOBs) and internal reconfigurable logic blocks (CLBs).



U2953-0000

Figure 1: Virtex-5 Architecture Overview

Programmable IO blocks provide the interface between package pins and the internal reconfigurable logic. Input register and loading edge cell components are supported by the programmable IOs.

The internal reconfigurable logic includes four major elements organized in a regular array:

- **Configurable Logic Blocks (CLBs)** provide functional elements for combinatorial and synchronous logic, including local storage elements, 8-to-1 (four-to-two) multiplexers, sequential elements, and a carry element using distributed approaches to external routing resources.
- **Block-Ram-Based memory modules** provide large on-chip storage elements of True Dual Port (TDP) and Single Port (SP).
- **Multiple blocks use three 1-bit dedicated multipliers.**
- **SDP (Signal Drive/Manager) blocks** provide cell-to-cell routing, 8-bit digital-to-analog data distribution along connections, clock multiplication and division, source multiplexing and sink phase shifting.

It has generation of programmable routing resources called fabric interconnect. Technology interconnects all of these elements. The general routing matrix (GRM) is an array of routing switches. Each programmable element is tied to a switch matrix allowing flexible connections to the general routing matrix. The overall programmable interconnect is hierarchical and designed to support high-speed designs.

All programmable elements, including the routing resources, use controlling values stored in static memory cells. These values are loaded in the memory cells during configuration and can be subsequently changed the functions of the programmable elements.

### Virtex-5 Features

This section briefly describes Virtex-5 features.

#### Input/Output Blocks (IOBs)

IOBs are programmable and can be configured as follows:

- Input block with optional single data rate or double data rate (DDR) register
- Output block with an optional multiplexed rate or DDR register and an optional tri-state buffer to facilitate standby or through signals in DDR registers
- Bi-directional block (any combination of input and output configurations)

These registers are either edge-triggered D-type flip-flops or level-sensitive latches.

IOBs support the following single-ended IO standards:

- LVTTLS, LVCMOS33/1.8V, LVCMOS1.8V/1.5V
- PCL1.8V, LVCMOS, PCL1.8V/1.5V, LVCMOS, and LVCMOS1.8V
- LVCMOS1.8V
- HSTL (Class I, II, III, and IV)

- **MMIO** (all Virtex4™ V10 Class I and II)
- **MMIO-00**

The slightly controlled operations (SCO) VIO feature automatically provides security verification for each VIO element. The VIO elements also support the following differential signaling configurations:

- **LVCMOS**
- **LVCMOS (Bus/IO/IO)**
- **LVCMOS**
- **LVCMOS**
- **LVCMOS**

Two multiplexers are available for each differential pair. Two or four VIO blocks connect to one switch matrix across the routing resources.

### Configurable Logic Blocks (CLBs)

CLBs resources include four slices and two 4-state buffers. Each slice is explained and contains:

- Two function generators (F & G)
- Two storage elements
- Arithmetic logic gates
- Logic multiplexers
- Wide function capability
- Fast carry look-ahead chain
- Horizontal resource chain (H0/H1)

The function generators F & G are configurable as 4-input look-up tables (LUTs) or 3-bit shift registers, or as 3-bit distributed RAMs (Distributed Memory).

In addition, the two storage elements are either edge-triggered D-type flip-flops or crossbar elements.

Each CLB slice internal configuration environment is a switch matrix resource, general routing resources.

### Block SelectRAM Memory

The block SelectRAM memory resources are VIOs of Two Dual-PortRAM, programmable from 1024 to 16384 bits (16 Kbits), in various depth and width configurations. Each port is fully configurable and independent, allowing true "read-backwrite" modes. Block SelectRAM memory is available to implement large, distributed storage elements. Supported memory configurations for depth and single-port modes are shown in [Table 6](#).

**Table 6. Dual-Port and Single-Port Configurations**

1024 to 1024	16384 to 16384
16384 to 16384	16384 to 16384
16384 to 16384	16384 to 16384

A multiplier block is associated with each SelectRAM memory element. The multiplier block is a dedicated 16-bit (input) multiplier and is optimized for multiply-accumulate function. SelectRAM memory resources. The 16-bit multiplier can be used independently of the block SelectRAM resources. The multiply-accumulate operations and LUTs offer structural resources extremely efficient.

Both the SelectRAM memory and the multiplier resources are connected to four switch matrices across the general routing resources.

### Global Clocking

The VIO and global clock multiplexer buffers provide a complete solution for designing high-speed clocking schemes.

Up to 14 DCMs (Distributed Clock Managers) are available. To generate its clock signal internal or external clocks, each DCM can be used to filter, rate clock distribution delay. The DCM also provides 0%, 50%, and 100% duty cycle phase-locked outputs if its output clock. The global phase-locked clock offers high-resolution phase adjustments in increments of 100ps of the clock period. Very flexible frequency synthesis provides a clock output frequency equal to any VIO rate of the input clock frequency, above 0% and 0% are two integers. For the exact timing parameters, see [Xilinx™ 10.1 Blockset Characterization](#).

Global resources have 16 global clock RAM buffers, with up to eight clock rate per element. Each global clock RAM buffer can select one of the two clock inputs and output globally from one clock to the other. Each DCM block is also connected to four of the 16 global clock RAM buffers.

### Routing Resources

The VIO, CLB, block SelectRAM, multiplier, and DCM elements allow the same interconnect scheme and the same access to the global routing matrix. Timing models are shared, greatly improving the predictability of the performance of high-speed designs.

Resource control of 16 global clock lines, with eight available per element. In addition, 16 vertical and horizontal long lines per row or column as well as massive secondary and local routing resources provide fast interconnect. When it buffered interconnects are relatively unaffected by the fabric and the interconnect input is designed to minimize crosstalk.

Horizontal and vertical routing resources for each row or column include:

- 16 long lines
- 16 short lines
- 16 double lines
- 16 short constant lines (total in all four directions)



Table 4. Waters Order Package Combinations and Maximum Number of Available PPGs (Refer to Information)

Package	Available PPGs										
	Waters 001	Waters 002	Waters 003	Waters 004	Waters 005	Waters 006	Waters 007	Waters 008	Waters 009	Waters 010	Waters 011
001	001	002	003								
002	001	002	003	004	005						
003			003	004	005						
004						006	007	008			
005					005	006	007				
006								009	010	011	
007									009	010	011
008						006	007	008			
009								009	010		
010								009	010	011	
011								009	010	011	

**Notes:**

1. Packages in the package package are pre-configured packages. In addition, the Waters and Waters packages are compatible, as are the Waters and Waters packages.

### Water-8 Ordering Information

Water-8 ordering information is shown in **Figure 2**.



Figure 2. Water-8 Ordering Information

## Revision History

This section records the change history for this module of the data sheet.

Date	Revision	Revision
12/07/00	1.0	Early access draft.
12/07/00	1.1	Initial release.
01/11/01	1.2	Added notes to the table in the <a href="#">Virtual 3D Performance Characteristics</a> and <a href="#">Virtual 3D Timing Characteristics</a> sections.
01/01/01	1.3	The data sheet was divided into four modules (per the document standard).
04/01/01	1.4	Support of 4 to 8 pin I/O modules. Reordered additional module column format.
07/01/01	1.5	Made minor changes to items listed under <a href="#">Summary of Virtual 3D Features</a> .
08/01/01	1.7	Minor edits.

## Virtual 3D Data Sheet

The Virtual 3D Data Sheet contains the following modules:

- [Module 1: Virtual 3D FPGAs: Introduction and Ordering Information \(Module 1\)](#)
- [Module 2: Virtual 3D FPGAs: \[Functional Specifications\]\(#\), \[Mechanics\]\(#\)](#)
- [Module 3: Virtual 3D FPGAs: \[I/O and Interconnect\]\(#\), \[Performance Characteristics\]\(#\)](#)
- [Module 4: Virtual 3D FPGAs: \[Power Supply\]\(#\), \[Mechanics\]\(#\)](#)