

This application offers a simple yet effective method for achieving synchronization between the transmitter and receiver circuits. You can easily extend the design to append parity and CRC bits to the transmitted data.

Transmitter State Machine

Data is transmitted whenever the state machine detects a “Send” request, as shown in Figure 3. The state machine begins by transmitting the header or start sequence and then follows with the data. Notice, that while transmitting the data, it counts the number of “ONES-IN-A-ROW” that it has transmitted, and if the limit has been reached, a zero is inserted and transmitted as part of the data.

Receiver State Machine

The receiver state machine is constantly looking for a start sequence, as shown in Figure 4. Once a start sequence has been received, it then begins receiving data, looking for inserted zeros and flagging errors as they occur.

Simulation Results

Figure 5 shows the results of the transmitter and receiver working in tandem with an FFFF and then a 0000 being sent/received

Receiver State Machine




Figure 4

Sample Transmission




Figure 5

Conclusion

This application offers a simple yet effective method for achieving synchronization between the transmitter and receiver circuits. You can easily extend the design to append parity and CRC bits to the transmitted data. ☒