Xilinx Alliance Series and Foundation Series Features

	Alliance Series		Foundation Series			
Features Included				Design En	vironment	
	Schematic & Synthesis		Schematic & ABLE		Schematic & Synthesis	
	ALI-BAS	ALI-STD	FND-BAS	FND-STD	FND-BSX	FND-EXP
FDA Libraries and interfaces for Cadence, Mentor, Synopys, And Vientocisc	/	1				
Yarns Engine (Workstation Only)	V	- /				
Synthesis Constraint Editor and Timing Analyzer						1
Esperan MasterClass Lite VHOL Tutorial					V	1
HDL Synthesis Tools (ABEL, VHDL, and Verilog)					1	1
HDL Design Tools: HDL Wizard, Contoct Sensitive Editor, Graphical State Editor, and Language Assistant			1	,	1	1
Schematic Editor			1	1	/	1
Simulator (Functional and Timing)			1	1	/	1
HDL Synthesis Libraries (UniSim and Simprim)	1	- /	1	1	/	1
Implementation Tools: Design Manager, Flow Engine, Timing Analyzer, Hardware Debugger, LogiBLCK, ITAGProgrammer, PROM File Formatter Graphical Constraints Editor, Graphical Floorplanner	,	,	1	/	/	/
EDIF, VHDL (VITAL), and Verilog Back Annotation		- /	1	1	1	1
LogiBLOX ^{ne} Module Generator	- V	- /	1	1	1	1
Xilinx CORE Generator	V	7	1	/	1	1
CPLD Devices (XC9500 and XC9500XL)	-/	1	1	1	1	1
FPGA (Low Density/High Volume Devices): XC4000EXL (Up to XC401(EIXL) Spartan and SpartanXL (AR) XC3000A, XC3000L, XC3100A, XC3100L XCS200 (Up to XCS21Q)	✓		7		7	
FPGA (tinlimited Device Support): Virtex XC40006X (Ail) Spartan and SpartanXL (All) XC3x00A/L (Ail) XC5200 (Ail)		\ 		/		7
Xchecker Cable (Workstation Only)	1	1				
JTAG Cable (PC Only)	1	· /	1	/	/	1