Xcell Journal Online



Date	Article Description	lssue No.
9/25/01	Networking Comes Home 🛲	(41)
	by Robert Bielby, Senior Director, Strategic Solutions, Xilinx Inc.	
9/25/01	Programmable Logic Will Drive Growth in Broadband Access and Home Networking	(41)
	by Robert Bielby, Senior Director, Strategic Solutions, Xilinx Inc.	
9/25/01	Home Networking — Integrating Information Appliances with Personal Computers	(41)
	by Amit Dhir, Manager, Strategic Solutions, Xilinx Inc. by Krishna Rangasayee, Senior Manager, Strategic Solutions, Xilinx Inc.	
9/25/01	Bluetooth Wireless Technology and Personal Area Networking In Your Home and on the Road	(41)
	by Krishna Rangasayee, Senior Manager, Strategic Solutions, Xilinx Inc. by Mike Nelson, Senior Manager, Strategic Solutions, Xilinx Inc.	
9/25/01	Reconfigurable Vehicles Are Just Around the Reconfigurable Vehicles Are Just Around the Corner	(41)
	by Karen Parnell, European Marketing Manager, High Volume Products, Xilinx Inc.	
7/01/01	by Wim Roelandts, CEO Xilinx	40
7/01/01	Discontinuity at the Gate A New Era in FPGA Design	40
	by Walden C. Rhines, Chairman and CEO, Mentor Graphics Corporation	
7/01/01	Xilinx XtremeDSP Initiative Meets the Demand for Extreme Performance and Flexibility	40
	by Rufino T. Olay, III, Sr. DSP Product Marketing Engineer, Xilinx Inc.	
7/01/01	Using Xilinx ISE Software for High-Density Design	40
	by Lee Hansen, Software Product Marketing Manager, Xilinx Inc.	
7/01/01	Virtex-II Platform FPGA Solution Launches New Era of High-Performance System Design	40
	by Peggy Abusaidi, Product Marketing Manager, Xilinx Inc.	

By Date

7/01/01	VIPswitch Partners with Xilinx to Move Beyond ASICs by Beverly Wilks, Director, Marketing Communications, VIPswitch	40
7/01/01	Extinct: Dinosaurs, Slide Rules, 8-Track Tapes, and nowExternal Termination Resistors: XCITE (Xilinx Controlled Impedance TEchnology)	40
	by Mark Alexander, Product Applications Engineer, Xilinx Inc.	
7/01/01	SystemIO Technology Promises High-Speed Connectivity Across Multiple I/O Standards	40
	by Rina Raman, APG Director of Applications Engineering, Xilinx Inc.	
7/01/01	Footprints in Silicon: Compatible Pinouts in Virtex-II Devices Enhance Design Flexibility	40
	by Jean-Louis Brelet, Product Applications Manager, Xilinx Inc.	
7/01/01	The Virtex-II DCM Digital Clock Manager	40
	by Marie George, Product Applications Engineer, Xilinx Inc.	
7/01/01	Use Triple DES for Ultimate Virtex-II Design Protection	40
	by Michael Peattie, Product Applications Engineer, Xilinx Inc.	
7/01/01	HyperTransport High-Speed I/O	40
	by Sean Koontz, Product Applications Engineer, Xilinx Inc.	
7/01/01	Virtex-II IP-Immersion Technology Enables Next-Generation Platform FPGAs	40
	by Erich Goetting, Vice President, Product Development, Xilinx Inc.	
7/01/01	Verification for Platform FPGA Design	40
	by Lee Hansen, Software Product Marketing Manager, Xilinx Inc.	
7/01/01	Designing High-Performance Memories and Multipliers Using the Xilinx CORE Generator	40
	by Krista M. Marks, Engineering Manager, IP Solutions Division, Xilinx Inc.	
7/01/01	Taking Advantage of Leftover Multipliers and Block RAMs by Peter Alfke, Director, Applications Engineering, Xilinx Inc.	40
7/01/01	Virtex-II Platform FPGAs Support System Packet Interface Standards for Optical Networks	40
	by Ron DiGiuseppe, System Interfaces Product Marketing Manager, Xilinx Inc.	
7/01/01	System ACE Technology: Configuration Manager Breakthrough	40
	by Eric Thacker, Product Marketing Manager, Xilinx Inc.	
7/01/01	Insight Electronics Offers Two Virtex-II Development Boards	40
	by Jim Beneke, Technical Marketing Manager, Insight Electronics	
7/01/01	Video Demonstration Board	40
	by Greg C. Hawkes, Senior Staff Applications Engineer, Xilinx Inc.	
7/01/01	Accelerate Time to Market with System-Level Development Kits for Virtex-II Applications	40
	by Warren Miller, Vice President of Marketing, Avnet Design Services	
7/01/01	Elantec DC-DC Converter Solution for Virtex FPGAs	40
	by Art Stryer, Sr. Field Applications Engineer, Elantec Semiconductor	

7/01/01	1 4G Wireless Systems in Virtex-II by James A. Watson, Manager, Applications Engineering, Xilinx Inc.	40
7/01/01	Debugging LVDS Signals in Virtex-II FPGAs	40
	by Sandra Poehlmann, Industry Marketing Engineer, Agilent Technologies	
7/01/01	SiberBridge: A Virtex-II Platform FPGA Interface for SiberCAM Arrays	40
	by Jean-Louis Brelet, Product Applications Manager, Xilinx Inc.	
7/01/01	Xilinx Announces Terabit Networking Form	40
	by Ron DiGiuseppe, System Interfaces Product Marketing Manager, Xilinx Inc.	