





# XILINX VIRTEX-II SERIES FPGAs

<http://www.xilinx.com/products/platform/>

Platform FPGAs	System Gates (see note 1)	CLB Resources				Memory Resources			DSP	Clock Resources			I/O Features			Speed			Serial PROM Family	System ACE	Config. Memory (Bits)	Rocket I/O Transceiver Blocks	PowerPC Processor Blocks
		CLB Array (Row X Col)	Number of Slices	Logic Cells	CLB Flip-Flops	Max. Distributed RAM Bits(kbits)	# 18 kbits Block RAM	Total Block RAM (kbits)	# 18x18 Dedicated Multiplicies	DCM Frequency (min/max)	# DCM Blocks	Digitally Controlled Impedance	Maximum Differential I/O Pairs	Max. I/O	I/O Standards	Commercial Speed Grades (slowest to fastest)	Industrial Speed Grades (slowest to fastest)						
<b>Virtech-II Pro Family — 1.5 Volt</b>																	<b>.13um Nine Layer Copper Process</b>						
	XC2VP2	*	16 x 22	1,408	3,168	2,816	44	12	216	12	24/420	4	YES	100	204	LDT-25, LVDS-25,	-5 -6 -7	-5 -6	ISP/OTP	ISP	1.31M	4	0
	XC2VP4	*	40 x 22	3,008	6,768	6,016	94	28	504	28	24/420	4	YES	172	348	LVDS-25, BLVDS-25,	-5 -6 -7	-5 -6			3.01M	4	1
	XC2VP7	*	40 x 34	4,928	11,088	9,856	154	44	792	44	24/420	4	YES	196	396	ULVDS-25, LVCOS25,	-5 -6 -7	-5 -6			4.49M	8	1
	XC2VP20	*	56 x 46	9,280	20,880	18,560	290	88	1,584	88	24/420	8	YES	276	564	LVCOS18, LVCOS15,	-5 -6 -7	-5 -6			8.21M	8	2
	XC2VP30	*	80 x 46	13,696	30,816	27,392	428	136	2,448	136	24/420	8	YES	372	692	PCI33, PCI66, GTL, GTL+,	-5 -6 -7	-5 -6			11.36M	8	2
	XC2VP40	*	88 x 58	19,392	43,632	38,784	606	192	3,456	192	24/420	8	YES	396	804	HSTL I (1.5V,1.8V),	-5 -6 -7	-5 -6			15.56M	12**	2
	XC2VP50	*	88 x 70	23,616	53,136	47,232	738	232	4,176	232	24/420	8	YES	420	852	HSTL II (1.5V,1.8V),	-5 -6 -7	-5 -6			19.02M	16**	2
	XC2VP70	*	104 x 82	33,088	74,448	66,176	1,034	328	5,904	328	24/420	8	YES	492	996	HSTL III (1.5V,1.8V),	-5 -6 -7	-5 -6			25.60M	20	2
	XC2VP100	*	120 x 94	44,096	99,216	88,192	1,378	444	7,992	444	24/420	12	YES	572	1,164	HSTL IV (1.5V,1.8V),	-5 -6 -7	-5 -6			33.65M	20**	2
	XC2VP125	*	136 x 106	55,616	125,136	111,232	1,738	556	10,008	556	24/420	12	YES	644	1,200	SSTL2I, SSTL2II	-5 -6 -7	-5 -6			42.78M	24**	4
<b>Virtech-II Family — 1.5 Volt</b>																	<b>.15um Eight Layer Metal Process</b>						
	XC2V40	40K	8 x 8	256	576	512	8	4	72	4	24/420	4	YES	44	88	LDT-25, LVPECL-33,	-4 -5 -6	-4 -5	ISP/OTP	ISP	0.4M		
	XC2V80	80K	16 x 8	512	1,152	1,024	16	8	144	8	24/420	4	YES	60	120	LVDS-33, LVDS-25,	-4 -5 -6	-4 -5			0.6M		
	XC2V250	250K	24 x 16	1,536	3,456	3,072	48	24	432	24	24/420	8	YES	100	200	LVDS-33, LVDS-25,	-4 -5 -6	-4 -5			1.7M		
	XC2V500	500K	32 x 24	3,072	6,912	6,144	96	32	576	32	24/420	8	YES	132	264	BLVDS-25, ULVDS-25,	-4 -5 -6	-4 -5			2.8M		
	XC2V1000	1M	40 x 32	5,120	11,520	10,240	160	40	720	40	24/420	8	YES	216	432	LVTT, LVCOS33,	-4 -5 -6	-4 -5			4.1M		
	XC2V1500	1.5M	48 x 40	7,680	17,280	15,360	240	48	864	48	24/420	8	YES	264	528	LVCOS25, LVCOS18,	-4 -5 -6	-4 -5			5.7M		
	XC2V2000	2M	56 x 48	10,752	24,192	21,504	336	56	1,008	56	24/420	8	YES	312	624	LVCOS15, PCI33, PCI66,	-4 -5 -6	-4 -5			7.5M		
	XC2V3000 <sup>4</sup>	3M	64 x 56	14,336	32,256	28,672	448	96	1,728	96	24/420	12	YES	360	720	PCI-X, GTL, GTL+, HSTL I,	-4 -5 -6	-4 -5			10.5M		
	XC2V4000 <sup>4</sup>	4M	80 x 72	23,040	51,840	46,080	720	120	2,160	120	24/420	12	YES	456	912	HSTL II, HSTL III, HSTL IV,	-4 -5 -6	-4 -5			15.7M		
	XC2V6000 <sup>4</sup>	6M	96 x 88	33,792	76,032	67,584	1,056	144	2,592	144	24/420	12	YES	552	1,104	SSTL2I, SSTL2II,	-4 -5 -6	-4 -5			21.9M		
XC2V8000 <sup>4</sup>	8M	112 x 104	46,592	104,832	93,184	1,456	168	3,024	168	24/420	12	YES	412	824	SSTL3 I, SSTL3 II, AGP-2X	-4 -5		29.1M					

Note: 1. System Gates include 20-30% of CLBs used as RAM

\* System gate count not meaningful for Virtex-II Pro devices with immersed special blocks such as PowerPC processors and multigigabit transceivers.

2. DCM – Digital Clock Management

3. Available as Virtex-II EasyPath Solutions – Low risk cost reduction path for Virtex-II FPGA volume production

\*\* The FF148 and FF1696 packages support higher number of user I/O and zero Rocket I/O multi-gigabit transceivers.

4. Logic cell = (1) 4 Input (LUT) Look Up Table + Flip Flop + Carry Logic.

Important: Verify all Data with Device Data Sheet (<http://www.xilinx.com/partinfo/databook.htm>)