



XAPP348 (v1.2) December 13, 2002

# CoolRunner Serial Peripheral Interface Master

## Summary

This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in a Xilinx CoolRunner™ XPLA3 CPLD. CoolRunner CPLDs are the lowest power CPLDs available, making this the perfect target device for an SPI Master. To obtain the VHDL code described in this document, go to section [VHDL Code Download and Disclaimer](#), page 20 for instructions. This design fits XCR3256XL CoolRunner XPLA3 or XC2C256 CoolRunner-II CPLDs. For the CoolRunner-II CPLD version, please refer to [XAPP386, CoolRunner-II Serial Peripheral Interface Master](#).

## Introduction

The Serial Peripheral Interface (SPI) is a full-duplex, synchronous, serial data link that is standard across many microprocessors, microcontrollers, and peripherals. It enables communication between microprocessors and peripherals and/or inter-processor communication. The SPI system is flexible enough to interface directly with numerous commercially available peripherals.

A SPI Master design has been implemented in a CoolRunner XPLA3 CPLD. The CoolRunner SPI Master design can be used to provide a SPI controller to those microcontrollers or microprocessors that do not contain a SPI interface. A high-level block diagram is shown in [Figure 1](#). The microcontroller ( $\mu$ C) interface chosen in this SPI Master implementation is based on the popular 8051 microcontroller bus cycles, but can easily be modified to other microcontroller interfaces. For more information on the 8051 microcontroller interface, please refer to [XAPP349, CoolRunner CPLD 8051 Microcontroller Interface](#).




Figure 1: CoolRunner SPI Master

© 2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at <http://www.xilinx.com/legal.htm>. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.

## SPI Background

This section will describe the main protocol of the SPI bus. For more details and timing diagrams, please refer to the description of the SPI bus in the Motorola 68HC11 Reference Manual.

The SPI bus consists of four wires, Serial Clock (SCK), Master Out Slave In (MOSI), Master In Slave Out (MISO), and Slave Select (SS\_N), which carry information between the devices connected to the bus.

The SCK control line is driven by the SPI Master and regulates the flow of data bits. The master may transmit data at a variety of baud rates; the SCK line transitions once for each bit in the transmitted data. The SPI specification allows a selection of clock polarity and a choice of two fundamentally different clocking protocols on an 8-bit oriented data transfer. The master selects one of four different bit rates for SCK. Data is shifted on one edge of SCK and is sampled on the opposite edge when the data is stable.

The MOSI data line carries the output data from the master which is shifted as the input data to the selected slave. The MISO data line carries the output data from the selected slave to the input of the master. There may be no more than one slave transmitting data during a particular transfer.

All SCK, MOSI, and MISO pins are tied together. A single SPI device is configured as a master; all other SPI devices on the SPI bus are configured as slaves. The single master drives data out its SCK and MOSI pins to the SCK and MOSI pins of the slaves. One selected slave device can drive data out its MISO pin to the MISO master pin.

The SS\_N control line selects a particular slave via hardware control. This control line allows individual selection of a slave SPI device. Slave devices that are not selected do not interfere with SPI bus activities. Slave devices ignore the SCK signal and keeps the MISO output pin in a high impedance state unless the slave select pin is active low.

The SS\_IN\_N control line can be used as an input to the SPI Master indicating a multiple-master bus contention (SS\_IN\_N). If the SS\_IN\_N signal to the master is asserted, it indicates that some other device on the bus is attempting to be a master and address this device as a slave. Assertion of SS\_IN\_N automatically disables SPI output drivers in the master device if more than one device attempts to become master.

The clock phase and polarity can be modified for SPI data transfers. The clock polarity (CPOL) selects an active high or active low clock and has no significant effect on the transfer format. If CPOL = "0", then the idle state of SCK is low. If CPOL = "1", then the idle state of SCK is high. The clock phase (CPHA) can be modified to select one of two fundamentally different transfer formats. If CPHA = "0", data is valid on the first SCK edge (rising or falling) after SS\_N has asserted. If CPHA = "1", data is valid on the second SCK edge (rising or falling) after SS\_N has asserted. The clock phase and polarity should be identical for the master SPI device and the communicating slave device.

**Figure 2** shows the timing diagram for a SPI data transfer when the clock phase, CPHA, is set to "0". The waveform is shown for both positive and negative clock polarities of SCK. The SCK signal remains inactive for the first half of the first SCK cycle (SCK Cycle 1). In this transfer format, the falling edge of SS\_N indicates the beginning of a data transfer. Therefore, the SS\_N

line must be negated and reasserted between each successive serial byte. If the slave writes data to the SPI data register while SS\_N is active low, a write-collision error results.




Figure 2: Data Transfer on the SPI Bus with CPHA=0

Figure 3 shows the timing diagram for a SPI transfer when the clock phase, CPHA, is set to "1". The waveform is shown for both positive and negative clock polarities of SCK. The first SCK cycle begins with an edge on the SCK line from its inactive to its active level. The first edge of SCK indicates the start of the data transfer in this format. The SS\_N line may remain active low between successive transfers. This format is useful in systems with a single master and single slave.




Figure 3: Data Transfer on SPI Bus with CPHA=1

When an SPI transfer occurs, an 8-bit data word is shifted out one interface pin while a different 8-bit data word is being shifted in on another interface pin. This can be viewed as an 8-bit shift register in the SPI Master device and another 8-bit shift register in a SPI slave device that are connected as a circular 16-bit shift register. When a transfer occurs, this 16-bit shift register is shifted 8 positions, thus exchanging the 8-bit data between the master and slave devices.

The SPI specification details the timing and wave forms for byte transfers on the SPI bus, but does not dictate the data protocol used in these transfers, i.e., the interface specification does

not specify that the first byte contain an address or a read/write line. When communicating to devices over the SPI bus, it is important to review the specifications of these devices to determine the required communication protocol so that commands, addresses and the data direction (read/write) can be set correctly. The CoolRunner CPLD SPI Master implementation will not enforce a particular data protocol. It is expected that the  $\mu\text{C}$  will specify the data bytes to be transferred on the SPI bus in the correct order. All data received on the SPI bus will be stored in a receive register for the user logic to interpret. All data written to the transmit register will be transmitted on the SPI bus.

## CoolRunner SPI Master Implementation

The CoolRunner CPLD implementation of an SPI Master supports the following features:

- Microcontroller interface
- Multi-master bus contention detection and interrupt
- Eight external slave selects
- Four transfer protocols available with selectable clock polarity and clock phase
- SPI transfer complete microcontroller interrupt
- Four different bit rates available for SCK

## Signal Descriptions

The 36 I/O signals of the CoolRunner CPLD SPI Master are described in [Table 1](#). Pin numbers have not been assigned to this design, this can be done to meet the system requirements of the designer.

**Table 1: CoolRunner SPI Master Signal Description**


Name	Direction	Description
MOSI	Output	<b>SPI Serial Data Output.</b> Serial data output from the SPI Master to a SPI slave.
MISO	Input	<b>SPI Serial Data Input.</b> Serial data input from a SPI slave to the SPI Master.
SS_IN_N	Input	<b>SPI Slave Select Input.</b> Active Low slave select input to the SPI Master. If this line is asserted, it indicates that another master on the bus was trying to select this SPI Master as a SPI slave and thus bus contention can occur. Assertion of this line causes the CoolRunner CPLD SPI Master to reset all communication and interrupt the $\mu\text{C}$ .
SS_N[7:0]	Output	<b>SPI Slave Selects.</b> Active Low slave select signals to eight SPI slaves in the system.
SCK	Output	<b>SPI Serial Clock.</b> Clock output selectable as 1/2, 1/4, 1/8, or 1/16 of the system clock.
ADDR[15:8]	Input	<b><math>\mu\text{C}</math> Address Bus.</b> High byte address bus.
ADDR_DATA[7:0]	Bidirectional	<b><math>\mu\text{C}</math> Multiplexed Address/Data Bus.</b>
ALE_N	Input	<b>Address Latch Enable.</b> Active Low $\mu\text{C}$ control signal indicating that the data present on the multiplexed address/data bus is a valid address.
PSEN_N	Input	<b>Program Store Enable.</b> Active Low $\mu\text{C}$ control signal indicating that the current bus cycle is an access to the external program memory.
RD_N	Input	<b>Read Strobe.</b> Active Low $\mu\text{C}$ control signal indicating that the current bus cycle is a read cycle.

Table 1: CoolRunner SPI Master Signal Description

WR_N	Input	<b>Write Strobe.</b> Active Low $\mu$ C control signal indicating that the current bus cycle is a write cycle.
INT_N	Output	<b>Interrupt Request.</b> Active Low signal to generate an interrupt to the $\mu$ C. This signal is asserted when interrupts are enabled and there is SPI bus contention as indicated by SS_IN_N or when the transmit register is empty (SPITR) during a transaction, or when the receive register is full and the transaction is complete.
XMIT_EMPTY	Output	<b>Transmit Register Empty.</b> Active High signal indicating that the transmit register (SPITR) is empty. This bit is used to signal the loading of data from the SPITR to the SPI transmit shift register indicating that the $\mu$ C can load another byte of data into the SPITR. This signal could be connected to an $\mu$ C interrupt or to an I/O port. This signal causes INT_N to assert during data transfers but does not cause an interrupt after the transfer is complete (i.e. START = 0). This signal is brought out of the CPLD as a separate I/O pin for systems that do not want to use interrupts.
RCV_FULL	Output	<b>Receive Register Full.</b> Active High signal indicating that the receive register (SPIRR) is full. This bit is used to signal the loading of data from the SPI receive shift register to the SPIRR. This signal could be connected to an $\mu$ C interrupt or to an I/O port. This signal causes INT_N to assert only for the last word received from the transfer (i.e., START = 0). This signal is brought out of the CPLD as a separate I/O pin for systems that do not want to use interrupts.
CLK	Input	<b>Clock.</b> This clock is input from the system and is used to generate the SCK signal.
RESET	Input	<b>Reset.</b> Active High reset from the system. When asserted, all logic in the CoolRunner CPLD is reset.

## Block Diagram

The block diagram of the CoolRunner CPLD SPI Master, shown in Figure 4 was broken into two major blocks, the  $\mu$ C interface and the SPI interface.




X348\_04\_112500

Figure 4: SPI Master Block Diagram

## μC Interface Logic

The μC interface for the SPI Master design supports a byte-wide, multiplexed address/data bus protocol found in the popular 8051 μC. This protocol is the method in which the μC reads and writes the registers in the CoolRunner CPLD and is shown in [Figure 5](#).




X348\_05\_112500

Figure 5: μC Read/Write Protocol

Note that the code to interface to the 8051 μC is a separate VHDL module which interfaces to the SPI interface logic via a set of registers. Therefore, this code can easily be replaced with the μC interface of your choice.

## Address Decode/Bus Interface Logic

The  $\mu$ C bus protocol is implemented in the CoolRunner SPI Master in the state machine shown in Figure 6.



X348\_06\_112500

Figure 6:  $\mu$ C Bus Interface State Machine

In the first cycle, the  $\mu$ C places the address on the address bus and asserts address latch enable (ALE\_N). ALE\_N indicates that the data on the multiplexed address/data bus is a valid address and that the address on ADDR[15:0] is also valid.

Upon the assertion of ALE\_N, the CoolRunner SPI Master transitions to the ADDR\_DECODE state to decode the address and determine if it is the device being addressed. The enables for the internal registers are set in this state. ALE\_N is also used to register the lower address bits from the multiplexed ADDR\_DATA bus.

If this is a write cycle, the  $\mu$ C removes the address from the multiplexed address/data bus and places the data to be written onto these signals. The write strobe (WR\_N) is then asserted. If this a read cycle, the  $\mu$ C 3-states the multiplexed address/data bus and asserts the read strobe (RD\_N) indicating that the CoolRunner SPI Master can place data from the addressed register on the data bus.

If the CoolRunner SPI Master is being addressed and either RD\_N or WR\_N are asserted, the CoolRunner SPI Master progresses to the DATA\_TRS state. If this is a read cycle, the requested data is placed on the bus and if this is a write cycle, the data from the data bus is latched in the addressed register.

The  $\mu$ C latches the data present on the bus if this is a read cycle and then negates the read strobe (RD\_N). If this is a write cycle, the  $\mu$ C removes data from the bus and then negates the write strobe (WR\_N). The negation of either RD\_N or WR\_N causes the CoolRunner SPI Master to progress to the END\_CYCLE state. The CoolRunner CPLD will 3-state the multiplexed address/data bus in this state, removing the data if it is a read cycle.

At this point, the  $\mu$ C ends the cycle by negating address latch enable (ALE\_N), which causes the CoolRunner CPLD to return to the IDLE state.

## CoolRunner SPI Master Registers

The base address used for address decoding is set in the VHDL code via the constant BASE\_ADDRESS. The lower four address bits determine which register inside the CPLD is being accessed. Each register address is set by a constant in the  $\mu$ C interface VHDL code that can easily be modified to meet the addressing scheme of the system.



The registers supported in the CoolRunner SPI Master are described in the [Table 2](#). The  $\mu\text{C}$  interface logic of the CoolRunner SPI Master handles the reading and writing of these registers by the  $\mu\text{C}$  and supplies and/or retrieves these bits to/from the SPI interface logic.

**Table 2: SPI Master Registers**

Address	Register	VHDL Constant	Description
BASE + \$80\h	SPI SR	SPI SR_ADDR	SPI Status Register
BASE + \$84\h	SPI CR	SPI CR_ADDR	SPI Control Register
BASE + \$88\h	SPI SSR	SPI SSR_ADDR	SPI Slave Select Register
BASE + \$8A\h	SPI TR	SPI TR_ADDR	SPI Transmit Data Register
BASE + \$8E\h	SPI RR	SPI RR_ADDR	SPI Receive Data Register

### SPI Status Register (SPI SR)

This register contains the status of the SPI controller. This status register is read-only with the exception of certain bits which are software clearable as described in [Table 3](#).

**Table 3: Status Register Bits**

Bit Location	Name	$\mu\text{C}$ Access	Description
7	Done	Read	<p><b>Done Bit.</b> While one byte of data is being transferred, this bit is cleared. It is set during the eighth SCK clock period of a byte transfer.</p> <ul style="list-style-type: none"> <li>“1” transfer is complete</li> <li>“0” transfer in progress</li> </ul>
6	SPIERR	Read Software Clearable	<p><b>SPI Error Bit.</b> When the SS_IN_N input pin is asserted, this bit is set indicating an SPI error condition. The SPI interface resets and 3-states all signals on the SPI bus. An interrupt will be asserted to the <math>\mu\text{C}</math> when this bit is set if interrupts are enabled. This bit must be cleared by the <math>\mu\text{C}</math> writing a “0” to this bit in the interrupt service routine. See <a href="#">Figure 11</a> for details on how to handle an SPI error.</p>
5	BB	Read	<p><b>Bus Busy Bit.</b> This bit indicates the status of the SPI bus. This bit is set when a slave select line (SS_N) is asserted and cleared when a slave select line (SS_N) is negated.</p> <ul style="list-style-type: none"> <li>“1” indicates the bus is busy</li> <li>“0” indicates the bus is idle</li> </ul> <p>The <math>\mu\text{C}</math> should examine this bit to insure that the bus is not busy before configuring the SPI interface for an SPI transaction.</p>
4	INT_N	Read Software Clearable	<p><b>Interrupt Bit.</b> This bit is asserted (active low) when an interrupt is pending which causes a processor interrupt request if INTEN is set. An interrupt is asserted if any of the following conditions occur:</p> <ul style="list-style-type: none"> <li>The transmit register (SPITR) is empty and there are more data words to transmit (START = 1)</li> <li>The receive register (SPIRR) is full and there are no more data words to transmit (START = 0)</li> <li>An SPI error has occurred</li> </ul> <p>This bit is negated whenever the <math>\mu\text{C}</math> writes data to the SPITR, reads data from the SPIRR, or resets the SPIERR bit.</p>

Table 3: Status Register Bits (Continued)

Bit Location	Name	μC Access	Description
3	XMIT_EMPTY	Read	<b>Transmit Register Empty.</b> This bit is set when the transmit register (SPITR) is empty. It is cleared when the μC writes data into this register. An interrupt will be asserted to the μC when this bit is set if interrupts are enabled and there are more data words to transmit (START = 1). Note that this bit is also an output pin.
2	RCV_FULL	Read	<b>Receive Register Full.</b> This bit is set whenever the receive register (SPIRR) is full. It is cleared when the μC reads from this register. An interrupt will be asserted to the μC when this bit is set if interrupts are enabled and there are no more data words to transmit (START = 0). Note that this bit is also an output pin.
1-0	Unused		<b>Unused Bits.</b> These bits will read as "0" when the status register is read.

### SPI Control Register (SPICR)

This register contains the bits to configure the SPI Master. (Table 4)

Table 4: Control Register Bits

Bit Location	Name	μC Access	Description
7	SPIEN	Read/Write	<b>SPI Master Enable.</b> This bit must be set before any other SPICR bits have any effect <ul style="list-style-type: none"> <li>• "1" enables the SPI Master</li> <li>• "0" resets and disables the SPI Master</li> </ul>
6	INTEN	Read/Write	<b>Interrupt Enable.</b> <ul style="list-style-type: none"> <li>• "1" enables interrupts. An interrupt occurs if the INT_N bit in the status register is also set</li> <li>• "0" disables interrupts but does not clear the cause of any currently pending interrupts</li> </ul>
5	START	Read/Write	<b>SPI Transfer Start.</b> When the μC changes this bit from "0" to "1", the SPI Master begins to transfer the data in the SPI Transfer data register (SPITR) on the SPI bus if XMIT_EMPTY is negated. All data received from the SPI bus is captured in the SPI Receive data register (SPIRR). As long as this bit stays asserted, SPI transfers will occur. After the μC has written the last data word to be transferred in SPITR and XMIT_EMPTY asserts, the μC must negate this bit to indicate that this is the last word in the SPI transfer.
4-3	CLKDIV	Read/Write	<b>Clock Divider Bits.</b> These bits determine the frequency of SCK by selecting a divide by 4, 8, 16, or 32 of the system clock. <ul style="list-style-type: none"> <li>• "00" - SCK is 1/4 of the system clock</li> <li>• "01" - SCK is 1/8 of the system clock</li> <li>• "10" - SCK is 1/16 of the system clock</li> <li>• "11" - SCK is 1/32 of the system clock</li> </ul>

Table 4: Control Register Bits (Continued)

Bit Location	Name	$\mu$ C Access	Description
2	CPHA <sup>(1)</sup>	Read/Write	<p>Clock Phase Bit. This bit determines the clock phase of SCK in relationship to the serial data.</p> <ul style="list-style-type: none"> <li>"0" - data is valid on first SCK edge (rising or falling) after slave select has asserted</li> <li>"1" - data is valid on second SCK edge (rising or falling) after slave select has asserted</li> </ul>
1	CPOL <sup>(1)</sup>	Read/Write	<p>Clock Polarity Bit. This bit determines the polarity of SCK.</p> <ul style="list-style-type: none"> <li>"0" - SCK is low when idle</li> <li>"1" - SCK is high when idle</li> </ul>
0	RCV_CPOL <sup>(1)</sup>	Read/Write	<p><b>Receive Clock Polarity.</b> This bit determines whether the MISO data is sampled on the rising or falling edge of the outgoing SCK.</p> <ul style="list-style-type: none"> <li>"0" - MISO data is sampled on the falling edge of SCK</li> <li>"1" - MISO data is sampled on the rising edge of SCK</li> </ul> <p>Note that in most cases, RCV_CPOL = "1" when CPHA is the same value as CPOL and is "0" otherwise. However, this bit should be set according to the slave that is being accessed.</p>

**Notes:**

1. CPHA, CPOL, RCV\_CPOL should be set to match the protocol expected by the SPI slave that is the target of the SPI bus cycle.

**SPI Slave Select Register (SPISSR)**

This register contains bits which indicate which slave select line should be asserted. A "1" in a bit position indicates that the corresponding bit in the slave select output bus is asserted according to the SPI timing specifications. A "0" in a bit position indicates that the corresponding bit in the slave select output bus stays negated. This allows the  $\mu$ C to specify which slave select line is asserted during a SPI data transfer. Note that only one slave select line can be asserted during a SPI data transfer. This must be adhered to by the  $\mu$ C, the hardware implementation of this specification does not enforce this requirement, in other words, if the  $\mu$ C sets multiple bits in this register, multiple slave select lines will be asserted for the SPI transfer. (Table 5)

Table 5: SPI Slave Select Register

Bit Location	Name	$\mu$ C Access	Description
7 - 0	SS_N7 - SS_N0	Read/Write	SPI Slave Selects

**SPI Transfer Data Register (SPITR)**

This register contains data to be transmitted on the SPI bus on the MOSI pin (Table 6). Data written into this register is output on the SPI bus once the START bit in the control register (SPICR) has been asserted. As long as the START bit in the SPICR is asserted, additional bytes of data in this register will continue to be transmitted on the SPI bus.

Once this data has been loaded into the SPI transmit shift register, XMIT\_EMPTY asserts and the  $\mu$ C can place the next data byte for transmission on the SPI bus into this register. Writing data into this register resets the XMIT\_EMPTY flag. Note that XMIT\_EMPTY must be negated

and START must be asserted before the SPI state machine will begin transmission of data on the SPI bus.

**Table 6: SPI Transmit Data Register**

Bit Location	Name	μC Access	Description
7 - 0	D7 - D0	Read/Write	SPI Transmit Data

### SPI Receive Data Register (SPIRR)

This register contains the data received from the SPI bus on the MISO pin. When a byte of data has been received from the SPI bus and transferred to the SPIRR, the RCV\_FULL flag asserts. The μC then reads data from the SPIRR which resets the RCV\_FULL flag. Because data is loaded from the SPI receive shift register to the SPIRR, the μC has an entire 8-bit SPI transfer to read the data from the SPIRR. (Table 7)

**Table 7: SPI Receive Data Register**

Bit Location	Name	μC Access	Description
7 - 0	D7 - D0	Read/Write	SPI Receive Data

## SPI Interface Logic

The SPI bus interface logic consists of several different processes as seen in Figure 4. Control bits from the μC interface registers determine the behavior of these processes.

### SPI Control State Machine

This process generates the slave select signals and controls the shift and load operations of the SPI transmit shift register. It also monitors the SPI bus and determines when a byte transfer is complete. This process also generates clock mask signals that control when the clock is output to the SPI bus. If the START signal stays asserted after a byte has been transferred, the state machine will continue to output the next byte and the SCK signal continues to transition. Note that if CPHA = 0, the slave select signal will negate and then re-assert between consecutive byte transfers as stated in the SPI specification. If the START signal is negated after a byte has been transferred, then the state machine first insures that the current transfer has been completed and the SCK output is placed in its inactive state as determined by CPOL.

The slave select is then negated after the required hold time. The SPI control state machine is shown in [Figure 7](#).




Figure 7: SPI Control State Machine

The SPI Control state machine remains in the IDLE state until the START bit in the SPI Control register is asserted and the XMIT\_EMPTY signal is negated. At this point, the state machine moves to the ASSERT\_SSN1 state to assert the internal SS\_N signal. This signal is then masked with the SPI Slave Select Register (SPISSR) to generate the slave select signals output to the system. After a rising edge of the internal SCK (SCK\_INT\_RE=1), the state machine transitions to the ASSERT\_SSN2 state, keeping SS\_N asserted until the falling edge of the internal SCK. This state machine will insure that SS\_N will assert ~1 SCK period before the first SCK edge, meeting the SS\_N setup time requirement of most SPI slave devices. This timing parameter should be verified by the designer for the target system as the SS\_N setup time requirement may vary between different SPI slaves.

After SS\_N has been asserted for both the ASSERT\_SSN1 and ASSERT\_SSN2 states, the state machine transitions to the UNMASK\_SCK state. The first edge of the phase 1 (CPHA=1) version of SCK occurs before the first data is output, therefore, this state un masks the phase 1 version of SCK. The SPI transmit shift register is loaded with data from the SPITR in this state. The SPI transmit shift register is clocked by the rising edge of the internal SCK signal. The state

machine waits for a rising edge of the internal SCK signal (SCK\_INT\_RE) to leave this state to insure that the SPI transmit shift register has been loaded.

The state machine then moves to the XFER\_BIT state. The first edge of the phase 0 (CPHA=0) version of SCK occurs after data has been output, therefore, this state unmask the phase 0 version of SCK. This state shifts data from the SPI transmit shift register and the state machine remains in this state until the byte transfer is complete. Once the byte transfer has completed, the state machine transitions to the ASSERT\_DONE state where the DONE signal in the SPI Status Register (SPISR) is asserted. The state machine will not transition to the CHK\_START state until the next falling edge of the internal SCK to synchronize this state machine to the internal SCK.

The SPI specification requires that SS\_N be negated and re-asserted between consecutive byte transfers when CPHA=0. If CPHA=1, SS\_N can remain asserted during consecutive byte transfers. Therefore, if START is still asserted in the CHK\_START state and CPHA=1 and XMIT\_EMPTY is negated, the state machine transitions back to the UNMASK\_SCK state and continues SPI transfers. If START is negated or CPHA=0, the state machine transitions to the MASK\_SCK state which masks both the phase 0 and the phase1 versions of SCK. Note, however, that the state machine waits for either the rising edge (if CPOL=1) or the falling edge (if CPOL=0) of the external SCK before transitioning to this state to insure that the transmission has been completed before masking the external clock.

At the next falling edge of the internal SCK (SCK\_INT\_FE), the state machine transitions to the HOLD\_SSN1 state. SS\_N must stay asserted for some time period after the last SCK edge. To insure that the SS\_N hold time is at least 2 SCK periods, the state machine transitions to HOLD\_SSN2 after the next falling edge of the internal SCK (SCK\_INT\_FE) and remains in this state until another falling edge of the internal SCK has occurred. This will meet the SS\_N hold time requirement of most SPI slave devices. This timing parameter should be verified by the designer for the target system as the SS\_N hold time requirement may vary between different SPI slaves.

At this point, the state machine transitions to the NEGATE\_SSN state and remains in this state until the next falling edge of the internal SCK. This insures that the pulse width of SS\_N between SPI transfers is at least one SCK period. This will meet the SS\_N pulse width requirement of most SPI slave devices. This timing parameter should be verified by the designer for the target system as the SS\_N pulse width requirement may vary between different SPI slaves.

The state machine then transitions to the IDLE state. If START is asserted and XMIT\_EMPTY is negated, the SPI transfer and state machine operation will repeat.

Note that if no further SPI transfers are required, the  $\mu$ C must negate the START signal after writing the last data word of the transmission to the SPITR as shown in [Figure 11](#).

Also note that at any time, the assertion of SS\_IN\_N will cause the SPI Control state machine to return to the IDLE state and the MOSI, SS\_N, and SCK outputs will be 3-stated. The SPI Master will remain in this state until the SS\_IN\_N signal is negated and the START signal is asserted. When a SPI error occurs, the system must be examined to determine the cause of the error. The  $\mu$ C can reset the bit in the SPI status register (SPISR) and then continue to read the SPI status register (SPISR) to determine if the system error has been corrected. Once the error has been fixed at the system level, the SPI interface should be reset to guarantee correct operation as shown in [Figure 11](#). The  $\mu$ C can reset the SPI Master by negating the SPIEN bit in the SPI control register (SPICR).

## Transmit Empty and Receive Full Flags

The transmit empty flag (XMIT\_EMPTY) is set whenever data is loaded from the SPITR to the SPI transmit shift register. This signal is clocked from the internal SCK and is reset whenever the  $\mu$ C writes data into the SPITR or when the system reset signal is asserted.

The receive full flag (RCV\_FULL) is set whenever data is loaded from the SPI receive shift register to the SPIRR. This signal is clocked from the system clock and is reset whenever the  $\mu$ C reads data from the SPIRR.

## SCK Clock Logic

This process generates the SCK output based on the CLKDIV, CPHA, and CPOL settings in the SPI control register. The clock frequency of the SCK signal is determined by dividing down the input clock based on the entries in the control register. The signal, SCK\_INT is the internal SCK used to clock serial data out of the device and is continually generated. The SPI Control state machine is synchronized to this internal signal. The signal SCK\_1 represents SCK when CPHA = 1 and the signal SCK\_0 represents SCK when CPHA = 0. The SPI control state machine generates the masks for these clocks (CLK0\_MASK, CLK1\_MASK) so that the output SCK has the correct phase relationship with the data and is held in its inactive state when there is no data to be transferred. A representation of the logic required to generate the SCK signal output to the SPI bus is shown in Figure 8.





Figure 8: SCK Clock Generation Logic

## SPI Shift Registers

### SPI Transmit Shift Register

The SPI transmit shift register is an 8-bit loadable shift register containing SPI data. This shift register is loaded from the SPI Transmit Register (SPITR) via a load signal generated by the SPI Control state machine and is clocked by the rising edge of SCK\_INT. The data shifting out is the MOSI data. Note that in Figure 8, SCK\_OUT is one SYS\_CLK delay from SCK\_INT. Therefore, it is necessary to delay the data being shifted out from the SPI transmit shift register by one SYS\_CLK as well so that the relationship between MOSI and SCK\_OUT is maintained.

This is accomplished by a single register clocked from SYS\_CLK which simply clocks the data output from the shift register as shown in [Figure 9](#)..



X348\_09\_112500

Figure 9: SPI Transmit Shift Register

### SPI Receive Shift Register


A separate shift register is used to receive the MISO data since the clock phase and polarity of the SCK output can vary based on each transaction. The SPI receive shift register is clocked on the rising edge of the external SCK. The RCV\_CPOL bit set in the control register allows the  $\mu$ C to specify which edge of the external SCK incoming MISO data is sampled on. This allows for flexibility in dealing with all types of different SPI slave devices as some SPI slaves will clock data out on the rising edge of SCK while others will clock data out on the falling edge of SCK. If a slave clocks data out on the falling edge of SCK, then RCV\_CPOL should be set to "1" so that the CoolRunner SPI Master will clock data in on the rising edge of SCK. If a slave clocks data out on the rising edge of SCK, then RCV\_CPOL should be set to "0" so that the CoolRunner SPI Master clocks data in on the falling edge of SCK. This eliminates any setup and hold timing issues. If slaves behave according to the SPI specification for CPHA and CPOL, RCV\_CPOL will equal "1" whenever CPHA and CPOL are equal and "0" otherwise.

In the actual implementation, two input registers are used to sample MISO, one clocked on the rising edge of SCK, the other clocked on the falling edge of SCK. The outputs of these two registers are then multiplexed with the RCV\_CPOL bit used as the select line. The output of this multiplexer then becomes the input to the SPI receive shift register which is clocked on the rising edge of the external SCK. Using this implementation method eliminates multiplexing clocks inside the CPLD. Multiplexing clocks within the CPLD places a delay between SCK and the actual data input to the shift register. This delay on SCK could impose an additional data hold time requirement on the slave device which is undesirable. Therefore, it was decided to multiplex the data instead, thus eliminating the need to specify a holdtime requirement on the slave device.

A counter, clocked off the rising edge of the external SCK, is used to count the bits shifted into the SPI receive shift register and to indicate when a byte transfer is complete. When the byte transfer is complete, the data in the SPI receive shift register is loaded into the SPI Receive



Register for use by the  $\mu$ C. The SPI receive shift register, MISO input registers, and receive bit counter are shown in [Figure 10](#).



*Figure 10: SPI Receive Shift Register and MISO Input Data Registers*

## Operational Flow Diagrams


The flow of the interface between the  $\mu$ C and the CoolRunner SPI Master is detailed in the following flow charts. These flow charts are meant to be a guide for utilizing the CoolRunner SPI Master in a  $\mu$ C system.

### SPI Transaction Flow Chart

The flow chart for configuring and performing a SPI transaction for the CoolRunner SPI Master is shown in [Figure 11](#). Since SPI is a full duplex communication protocol, data is received while data is transmitted.

Note that if an SPI error occurs indicating that another master has taken control over the bus, the system operation should be verified. The flow chart shows continually polling SPIERR in the status register to determine when the SPI error has been corrected. Since an SPI error also asserts an interrupt (if interrupts have been enabled), an alternative to polling the SPI status register (SPISR) is to service the interrupt to determine if the SPI error has been corrected. Note that either of these flows may not be the operational flow required by a system when an SPI error has occurred; the designer should determine the correct operations to execute when an SPI error occurs based on the system requirements.





X348\_11\_112500

Figure 11: CoolRunner SPI Master Transaction Flow Chart

## VHDL Testbench and Functional Simulation

A VHDL testbench has been developed that verifies the CoolRunner SPI Master implementation through all the possible combinations of CLKDIV, CPHA, CPOL, and RCV\_CPOL. This testbench contains a process that emulates the bus cycles of the 8051  $\mu$ C. Constants are provided at the top of the testbench file to set up the base address of the SPI Master device and all of the registers contained within the device. These constants should be modified to match the addressing scheme of the designer's system.

The VHDL testbench also provides a model of a simple SPI slave. The slave first transmits the hex value "CE" and then simply transmits the value that was received. The clock phase and polarity of the slave are dynamically set in the test bench based on the CPHA and CPOL values currently being tested.

To test the SPI Master reaction to an SPI error, the test bench contains the constant SS\_IN\_ASSERT\_TIME which specifies the delay from the beginning of the simulation until SS\_IN\_N is asserted and also specifies the amount of time that SS\_IN\_N is asserted. Setting this constant to "0" disables assertion of SS\_IN\_N.

The test bench contains a signal, ERROR, which indicates that the data received did not match the expected data. The simulation has run correctly if ERROR stays "0" throughout all SPI transfers. Note, however, that ERROR may assert some time during the simulation if the testbench is set up to test SS\_IN\_N assertion. This is due to the fact that the data received may be out of alignment with the expected data value.

The ModelSim command file, *func\_sim.do*, can be used to open the correct waveform window and run the simulation.

## CoolRunner XPLA3 CPLD Implementation

The CoolRunner SPI Master design has been targeted to a XPLA3 256 macrocell device. The speed grade chosen is dependent on the system clock frequencies and should be analyzed by the designer to determine which speed grade is required.

The CoolRunner SPI Master utilizes 125 of the 256 macrocells available in the device, leaving over 50% of the device resources for user logic.

The top level file for the SPI Master has been described as a VHDL file showing the connection between the *uc\_interface* block and the *spi\_interface* block. The *spi\_interface* block is also a VHDL file showing the inter connectivity between the *spi\_control\_sm* block, the *sck\_logic* block, the *spi\_rcv\_shift\_reg* block and the *spi\_xmit\_shift\_reg* block. The structural VHDL models for these components are found in the files *spi\_master.vhd* and *spi\_interface.vhd*.

## Post-fit Timing Simulation

The Xilinx Project Navigator software package outputs a timing VHDL model of the fitted design. This post-fit VHDL was simulated with the original VHDL test benches to insure design functionality using ModelTech Xilinx Edition (MXE). Please note that all verification of this design has been done through simulations.

The user of this design is strongly encouraged to thoroughly inspect the timing report for this design to insure that the design meets the timing specification of the system. The user is also strongly encouraged to perform post-fit timing simulations as well. The ModelSim command file, *post\_sim.do*, can be used to open the correct waveform window and run the simulation.

## VHDL Code Download and Disclaimer

All VHDL source code, VHDL testbenches, and software files associated with this design are available. THE DESIGN IS PROVIDED TO YOU "AS IS". XILINX MAKES AND YOU RECEIVE NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. This design should be used only as an example design, not as a fully functional core. XILINX does not warrant the performance, functionality, or operation of this Design will meet your requirements, or that the operation of the Design will be uninterrupted or error free, or that defects in the Design will be corrected. Furthermore, XILINX does not warrant or make any

representations regarding use or the results of the use of the Design in terms of correctness, accuracy, reliability or otherwise.

THIRD PARTIES INCLUDING MOTOROLA MAY HAVE PATENTS ON THE SERIAL PERIPHERAL INTERFACE (SPI) BUS. BY PROVIDING THIS HDL CODE AS ONE POSSIBLE IMPLEMENTATION OF THIS STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THE PROVIDED IMPLEMENTATION OF THE SPI BUS IS FREE FROM ANY CLAIMS OF INFRINGEMENT BY ANY THIRD PARTY. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE, THE ADEQUACY OF THE IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OR REPRESENTATION THAT THE IMPLEMENTATION IS FREE FROM CLAIMS OF ANY THIRD PARTY. FURTHERMORE, XILINX IS PROVIDING THIS REFERENCE DESIGNS "AS IS" AS A COURTESY TO YOU.

XAPP348 - <http://www.xilinx.com/products/xaw/coolvhdlq.htm>

---

## Conclusion

This document has detailed the design of a Serial Peripheral Interface Master design for a CoolRunner XPLA3 CPLD. Though the design has been extensively verified in simulations, Xilinx assumes no responsibility for the accuracy or the functionality of this design.

---

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
11/29/00	1.0	Initial Xilinx release.
10/01/02	1.1	Minor revisions
12/13/02	1.2	Minor revisions and removed ECS references.