

#### [XAPP004 Loadable Binary Counters](#)

The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter. Up, down and up/down counters are described, with lengths of 16 and 32 bits. Design files are available for all six versions.

#### [XAPP005 Register-Based FIFO](#)

While XC3000 series FPGA devices do not provide RAM, it is possible to construct small register-based FIFOs. A basic synchronous FIFO requires one CLB for each two bits of FIFO capacity, plus one CLB for each word in the FIFO. Optional asynchronous input and output circuits are provided. Design files are available for two implementations of this design. The fastest of the two implementations uses a constraints file to achieve better placement.

#### [XAPP007 Boundary Scan Emulator for XC3000](#)

CLBs are used to emulate IEEE 1149.1 Boundary Scan. The FPGA device is configured to test the board interconnect, and then reconfigured for operation.

#### [XAPP008 Complex Digital Waveform Generator](#)

Complex digital waveforms are generated without the need for complex decoding. Instead, fast loadable counters are used to time individual High and Low periods.

#### [XAPP009 Harmonic Frequency Synthesizer and FSK Modulator](#)

Harmonic Frequency Synthesizer: Uses an accumulator technique to generate frequencies that are evenly spaced harmonics of some minimum frequency. Extensive pipelining is employed to permit high clock rates.

#### [XAPP010 Bus Structured Serial Input/Output Device](#)

Simple shift registers are used to illustrate how 3-state busses may be used within an FPGA device. Dedicated wide decoders are used to decode an I/O address range and enable the internal registers.

#### [XAPP011 LCA Speed Estimation: Asking the Right Question](#)

A simple algorithm is described for determining the depth of logic, in CLBs, that can be supported at a given clock frequency. The algorithm is suitable for XC3000 Series or XC4000 Series FPGA devices.

#### [XAPP012 Quadrature Phase Detector](#)

A simple state machine is used to adapt the output of two photo-cells to control an up/down counter. The state machine provides hysteresis for counting parts correctly, regardless of changes in direction.

#### [XAPP013 Using the Dedicated Carry Logic in XC4000E](#)

This Application Note describes the operation of the XC4000/Spartan™ dedicated carry logic, the standard configurations provided for its use, and how these are combined into arithmetic functions and counters.

#### [XAPP014 Ultra-Fast Synchronous Counters](#)

This fully synchronous, non-loadable, binary counter uses a traditional prescaler technique to achieve high performance. Typically, the speed of a synchronous prescaler counter is limited by the delay incurred distributing the parallel Count Enable. This design minimizes that delay by replicating the LSB of the counter. In this way even the small longline delay is eliminated, resulting in the fastest possible synchronous counter.

#### [XAPP015 Using the XC4000 Readback Capability](#)

This Application Note describes the XC4000/Spartan Readback capability and its use. Topics include: initialization of the Readback feature, format of the configuration and Readback bitstreams, timing considerations, software support for reading back FPGA devices, and Cyclic Redundancy Check (CRC).

#### [XAPP017 Boundary Scan in XC4000 and XC5200 Series Devices v3.0 \(11/99\)](#)

XC4000/XC5200/Spartan FPGA devices contain boundary scan facilities that are compatible with IEEE Standard 1149.1. This Application Note describes those facilities in detail, and explains how boundary scan is incorporated into an FPGA design.

### [XAPP018 Estimating the Performance of XC4000E Adders and Counters](#)

Using the XC4000/Spartan dedicated carry logic, the performance of adders and counters can easily be predicted. This Application Note provides formulae for estimating the performance of such adders and counters.

### [XAPP022 Adders, Subtracters and Accumulators in XC3000](#)

This Application Note surveys the different adder techniques that are available for XC3000 designs. Examples are shown, and a speed/size comparison is made.

### [XAPP023 Accelerating Loadable Counters in XC4000](#)

The XC4000/Spartan dedicated carry logic provides for very compact, high-performance counters. This Application Note describes a technique for increasing the performance of these counters using minimum additional logic. Using this technique, the counters remain loadable.

### [XAPP024 XC3000 Series Technical Information](#)

This Application Note contains additional information that may be of use when designing with the XC3000 series of FPGA devices. This information supplements the data sheets, and is provided for guidance only.

### [XAPP026 Multiplexers and Barrel Shifters in XC3000 Series](#)

This Application Note provides guidance for implementing high performance multiplexers and barrel shifters in XC3000 Series FPGA devices.

### [XAPP027 Implementing State Machines in LCA Devices](#)

This Application Note discusses various approaches that are available for implementing state machines in FPGA devices. In particular, the one-hot-encoding scheme for medium-sized state machines is discussed.

### [XAPP028 Frequency/Phase Comparator for Phase Locked Loops](#)

The phase comparator described in this Application Note permits phase-locked loops to be constructed using FPGA devices that only require an external voltage-controlled oscillator and integrating amplifier.

### [XAPP029 Serial Code Conversion Between BCD and Binary](#)

Binary-to-BCD and BCD-to-binary conversions are performed between serial binary values and parallel BCD values.

### [XAPP043 Improving XC4000 Design Performance](#)

This Application Note describes XC4000 architectural features that can be exploited in high-performance designs, and software techniques that improve placement, routing and timing. It also contains information necessary for advanced design techniques, such as floor planning, locking down I/Os, and critical path optimization.

### [XAPP045 XC4000 Series Technical Information](#)

This Application Note contains additional information that may be of use when designing with XC4000 Series devices. This information supplements the product descriptions and specifications, and is provided for guidance only.

### [XAPP051 Synchronous and Asynchronous FIFO Designs](#)

This application note describes RAM-based FIFO designs using the dual-port RAM in XC4000 Series devices. Synchronous designs with a common read/write clock are described, as well as asynchronous designs with independent read and write clocks. Emphasis is on the fast, efficient and reliable generation of the handshake signals FULL and EMPTY, which determine design performance.

### [XAPP052 Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators](#)

Shift registers longer than eight bits can be implemented most efficiently in XC4000 or Spartan Series SelectRAM memory. Using Linear Feedback Shift Register (LFSR) counters to address the RAM makes the design even simpler. This application note describes 4- and 5-bit universal LFSR counters, very efficient RAM-based 32-bit and 100-bit shift registers, and pseudo-random sequence generators with repetition rates of thousands and even trillions of years, useful for testing and encryption purposes. The appropriate taps for maximum-length LFSR counters of up to 168 bits are listed.

### [XAPP053 Implementing FIFOs in XC4000 Series RAM](#)

This Application Note demonstrates how to use the various RAM modes in XC4000 and Spartan Series logic blocks. A simple FIFO is implemented in several different ways, using combinations of level-sensitive (asynchronous) and edge-triggered (synchronous), single-port and dual-port RAM.

### [XAPP054 Constant Coefficient Multipliers for the XC4000E](#)

This paper identifies two points at which constant coefficient multipliers become the optimum choice in DSP, and implements constant (k) coefficient multipliers (KCMs) in the XC4000E. It also reveals the solution to an interesting design problem which emerges.

### [XAPP055 Block Adaptive Filter](#)

This application note describes a specific design for implementing a high-speed, full-precision, adaptive filter in the XC4000E/X family of FPGAs. The design may be easily modified, and demonstrates the suitability of using FPGAs in digital signal processing applications. This application note is based on a 12-bit data, 12-bit coefficient, full-precision, block adaptive filter design. This design can be modified to accommodate different data and coefficient sizes, as well as lesser precision. The application note covers how to modify the design including the trade-offs involved. The filter is engineered for use in the XC4000 Series.

### [XAPP056 System Design with New XC4000X I/O Features](#)

The XC4000X FPGA family (XC4000EX, XC4000XL, XC4000XLA, XC4000XV) provides several new I/O features, including an additional latch on each input and an output multiplexer on each output. The output multiplexer can also be configured as a two-input function generator. Two different types of clock buffers allow system timing flexibility. These features are discussed, and examples show how to use them.

### [XAPP057 Using SelectRAM Memory in XC4000 Series FPGAs](#)

XC4000 and Spartan Series FPGAs include SelectRAM memory, which can be configured as ROM or as single- or dual-port RAM, with edge-triggered or level-sensitive timing. This application note describes how to implement SelectRAM memory in a design: in schematic entry, using LogiBLOX synthesis, and HDL synthesis environments. Specifying timing requirements, evaluating performance, and floorplanning are also described.

### [XAPP058 Xilinx In-System Programming Using an Embedded Microcontroller v3.0 \(01/15/01\)](#)

The Xilinx high-performance CPLD, FPGA, and configuration PROM families provide in-system programmability, reliable pin locking, and JTAG boundary-scan test capability. This powerful combination of features allows designers to make significant changes and yet keep the original device pinouts, thus, eliminating the need to re-tool PC boards. By using an embedded controller to program these CPLDs and FPGAs from an on-board RAM or EPROM, designers can easily upgrade, modify, and test designs, even in the field.

### [XAPP059 Gate Count Capacity Metrics for FPGAs](#)

Three metrics are defined to describe FPGA device capacity: Maximum Logic Gates, Maximum Memory Bits, and Typical Gate Range. The methodology used to determine these values is described.

### [XAPP060 Design Migration from XC4000 to XC5200](#)

This Application Note reviews the differences between the XC5200 and XC4000 families, recommends approaches for converting XC4000 designs to the XC5200 architecture, and provides a methodology to migrate designs easily in multiple CAE environments.

### [XAPP061 Design Migration from XC2000/XC3000 to XC5200](#)

This Application Note reviews the differences between the XC5200 and XC2000/XC3000 families, recommends approaches for converting XC2000/XC3000 designs to the XC5200 architecture, and provides a methodology to migrate designs easily in multiple CAE environments.

### [XAPP062 Design Migration from XC4000 to XC4000E](#)

The XC4000E is an enhanced architecture based on the XC4000 family, but offers many new features, particularly SelectRAM memory. When converting XC4000, XC4000A, XC4000D, and XC4000H designs, the XC4000E is an excellent choice. The conversion process may be as simple as downloading the same bitstream into the XC4000E device (XC4000 and XC4000D bitstreams only), or it may involve changes to the schematic or HDL code. This Application Note describes techniques that should be employed to convert from any of the XC4000, XC4000A, XC4000D, or XC4000H families to the XC4000E family.

### [XAPP065 XC4000 Series Edge-Triggered and Dual-Port RAM Capability](#)

The XC4000E/X and Spartan FPGA families provide distributed on-chip RAM. SelectRAM memory can be configured as level-sensitive or edge-triggered, single-port or dual-port RAM. The edge-triggered capability simplifies system timing and provides better performance for RAM-based designs. The dual-port mode offers new capabilities and simplifies FIFO designs.

### [XAPP067 Using Automatic Test Equipment to Program XC9500 Devices In-System v2.0 \(05/13/02\)](#)

This application note describes how to program XC9500 devices in-system, using standard Serial Vector Format (SVF) stimulus files.

### [XAPP068 In-System Programming Times](#)

This application note discusses the in-system programming speed of the XC9500 devices.

**[XAPP069 Using the XC9500 JTAG Boundary Scan Interface v3.1 \(12/10/02\)](#)**

This application note explains the XC9500 boundary scan interface and demonstrates the software available for programming and testing XC9500 CPLDs. An appendix summarizes the JTAG programmer operations and overviews the additional operations supported by XC9500 CPLDs for in-system programming.

**[XAPP070 Using In-System Programmability in Boundary Scan Systems v2.0 \(05/22/02\)](#)**

This application note discusses basic design considerations for in-system programming of multiple XC9500 devices in a boundary scan chain, and shows how to design systems that contain multiple XC9500 devices as well as other IEEE 1149.1-compatible devices.

**[XAPP071 Using the XC9500 Timing Model](#)**

This application note describes how to use the XC9500 timing model. All XC9500 CPLDs have a uniform architecture and an identical timing model, making them very easy to use and understand. To determine specific timing details, users need only compare their paths of interest to the architectural diagrams and, using the timing model presented here, perform a simple addition of incremental time delays.

**[XAPP073 Designing with XC9500 CPLDs](#)**

This application note will help designers understand the XC9500 architecture and how to get the best performance from these devices.

**[XAPP074 Pin Preassigning with XC9500 CPLDs](#)**

This application note describes the planning required for successful pin preassigning and gives a detailed example.

**[XAPP076 Embedded Instrumentation Using XC9500 CPLDs](#)**

This application note shows how to build embedded test instruments into XC9500 CPLDs.

**[XAPP078 XC9536 ISP Demo Board](#)**

The demo board described in this application note is a tool for demonstrating the In-System Programming (ISP) capabilities of the XC9500 CPLD family.

**[XAPP079 Configuring Xilinx FPGAs Using an XC9500 CPLD and Parallel PROM v1.1 \(07/27/00\)](#)**

All Xilinx FPGA families can be configured through a serial interface. This application note describes a simple, low cost design to configure any Xilinx FPGA in a serial configuration mode using a Xilinx XC9500 CPLD and any parallel PROM.

**[XAPP088 I/O Characteristics of the 'XL FPGAs](#)**

Data sheets describe I/O parameters in digital terms, providing tested and guaranteed worst case values. This application note describes XC4000XL/XLA and Spartan-XL I/O parameters in analog terms, giving the designer a better understanding of the circuit behavior. Such parameters are, however, not production tested and are, therefore, not guaranteed.

**[XAPP090 FPGA Configuration Guidelines](#)**

These guidelines describe the configuration process for all members of the XC3000, XC4000, XC5200, and Spartan FPGA devices and their derivatives. The average user need not understand or remember all these details, but should refer to the debugging hints when problems occur.

**[XAPP091 Configuring Mixed FPGA Daisy Chains](#)**

Xilinx FPGAs can be configured in a common daisy chain structure, where the lead device generates CCLK pulses and feeds serial configuration information into the next downstream device, which in turn feeds data into the next downstream device, etc. There is no limit to the number of devices in a daisy chain, and XC3000, XC4000, Spartan, and XC5200 series devices can be mixed freely with only one constraint: the lead device must be a member of the highest order family used in the chain.

**[XAPP092 Configuration Issues: Power-up, Volatility, Security, Battery Back-up](#)**

This application note covers several related subjects: How does a Xilinx FPGA power up, and how does it react to power supply glitches? Is there any danger of picking up erroneous data and configuration? What can be done to maintain configuration during loss of primary power? What can be done to secure a design against illegal reverse engineering?

**[XAPP093 Dynamic Reconfiguration](#)**

All Xilinx SRAM-based FPGAs can be in-system configured and re-configured an unlimited number of times. This application note describes the procedures for reconfiguring the more traditional Xilinx FPGAs.

**[XAPP094 Metastable Recovery](#)**

Whenever a clocked flip-flop synchronizes an asynchronous input, there is a small probability that the flip-flop output will exhibit an unpredictable delay. The flip-flop can enter a symmetrically balanced transitory state, called metastable (meta =

between). Xilinx evaluated the XC4000 and XC3000 series flip-flops. The result of this evaluation shows the Xilinx flip-flop to be superior in metastable performance to many popular MSI and PLD devices.

#### [XAPP095 Setup and Hold Times](#)

Beware of hold time problems, because they can lead to unreliable, temperature-sensitive designs that can fail even at low clock rates.

#### [XAPP096 Overshoot and Undershoot](#)

When users put modern CMOS devices on PC boards, and interconnect them with unterminated lines, there are reflections, commonly called "ringing", that cause overshoots and undershoots of substantial amplitude.

#### [XAPP097 Xilinx FPGAs: A Technical Overview for the First Time User](#)

In the Spartan, XC3000, XC4000, and XC5200 device families, Xilinx offers several evolutionary and compatible generations of Field Programmable Gate Arrays (FPGAs). Here is a short description of their common features. This overview describes two aspects of Xilinx FPGAs: What logic resources are available to the user How the devices are programmed

#### [XAPP098 The Low-Cost, Efficient Serial Configuration of Spartan FPGAs](#)

This application note shows how to achieve low-cost, efficient serial configuration for Spartan FPGA designs. The approach takes advantage of unused resources in a design, thereby reducing the cost, part count, memory size, and board space associated with the serial configuration circuitry. As a result, neither processor nor PROM needs to be fully dedicated to performing configuration. Information is provided on how the idle processing time of an onboard controller can be used to load configuration data from an off-board source. As a result, it is possible to upgrade a Spartan design in the field by sending the bitstream over a network.

#### [XAPP100 Choosing a Xilinx Product Family](#)

This Application Note describes the various Xilinx product families. Differences between the families are highlighted. The focus of the discussion is how to choose the appropriate family for a particular application. Covers the Spartan, XC3000, XC4000, XC5200, and XC9500 families.

#### [XAPP102 XC9500 Remote Field Upgrade](#)

This application note describes the concept and design of a remote field upgrade subsystem for an in-system programmable XC9500 CPLD. The description of the subsystem is given along with guidelines that should help with variations on it. Additional VHDL files are available for direct use of this design. Specifically, the VHDL files include a complete IRDA receiver design fitting into an XC95108 CPLD.

#### [XAPP103 The Tagalyzer - A JTAG Boundary Scan Debug Tool](#)

The Tagalyzer is a diagnostic tool that helps debug long JTAG boundary scan chains. It can be modified to adapt to a wide variety of different testing situations, and is made from a single XC9536 CPLD. It can be used to debug JTAG chains made up of any manufacturer's parts. The Tagalyzer can be expanded to support arbitrarily long boundary scan chains and adapted to change its functionality, as needed.

#### [XAPP104 A Quick JTAG ISP Checklist v2.0 \(04/10/02\)](#)

ISP circuitry is beneficial for fast prototype development. However, even the most robust circuitry needs minimal consideration to deliver the best in system programming results. This application brief describes a short list of considerations needed to get the best performance from your ISP designs.

#### [XAPP105 A CPLD VHDL Introduction v2.0 \(08/30/01\)](#)

This introduction covers the basics of VHDL as applied to CPLDs. Specifically included are those design practices that translate well to CPLDs, permitting designers to use the best features of this powerful language to extract the best performance from CPLD designs.

#### [XAPP107 Synopsys/Xilinx High Density Design Methodology Using FPGA Compiler](#)

This paper describes design practices to synthesize high density designs (i.e. over 100,000 gates), composed of large functional blocks, for today's larger Xilinx FPGA devices using the Synopsys FPGA Compiler. The Synopsys FPGA Compiler version 1998.02, Alliance Series 1.5, and the XC4000X family were used in preparing the material for this application note.

#### [XAPP108 Chip-Level HDL Simulation Using the Xilinx Alliance Series v2.0 \(05/22/00\)](#)

This application note describes the basic flow and some of the issues to be aware of for HDL simulation with Alliance Series software. The goal of this document is to familiarize the user with some of the concepts, but should not be considered a replacement for the Xilinx or HDL simulator's documentation.

#### [XAPP109 Hints, Tips and Tricks for using XABEL with Xilinx M1.5 Design and Implementation Tools](#)

This application note summarizes the issues and design techniques specific to the Xilinx ABEL Interface, version M1.5.

### [XAPP110 XC9500 CPLD Power Sequencing](#)

Mixed signal systems require logic parts that can operate with two power supplies. XC9500 CPLDs are designed to operate in either mixed 5V/3.3V systems or 5V only systems. To handle both conditions, care has been taken to ensure that designers need not introduce elaborate circuitry to guarantee that 5V and 3.3V power supplies rise or fall in any particular sequence. This application note describes the underlying XC9500 circuitry to give designers the understanding they need to best use these powerful CPLDs.

### [XAPP111 Using the XC9500XL Timing Model v2.0 \(08/20/01\)](#)

This application note describes how to use the XC9500XL timing model.

### [XAPP112 Designing With XC9500XL CPLDs](#)

This application note will help designers get the best results from XC9500XL CPLDs. Included are practical details on such topics as pin migration, timing, mixed voltage interfacing, power management, PCB layout, high speed considerations and JTAG best practices.

### [XAPP113 Faster Erase Times for XC95216 and XC95108 Devices on HP 3070 Series Testers](#)

This application note describes an enhanced procedure for utilizing the new faster bulk erase capability of the XC95216 and XC95108 devices on the HP 3070 tester.

### [XAPP114 Understanding XC9500XL CPLD Power](#)

The goal of this application note is to discuss XC9500XL CPLD power estimation and optimization and provide the reader with an understanding of sense-amplifier based CPLD power dissipation. A brief discussion of the process for estimation is given. With this information, you can accurately assess the power dissipation for a design. You will also be given guidelines permitting you to make key choices to manage the power dissipation of your design and understand the package thermal limits.

### [XAPP115 Planning for High Speed XC9500XL Designs](#)

Discovering electrical problems at debug is too late. The printed circuit board has been built and may have to be significantly changed to debug. The best approach is to avoid the problem. By anticipating common problems, designs can be substantially "bullet-proofed" before debug. This means planning for options at the outset is the best solution. A thorough but practical checklist is one aspect of planning for success. This application note provides a framework for checklisting a design early to eliminate problems.

### [XAPP119 Adapting ASIC Designs for Use with Spartan FPGAs](#)

Spartan FPGAs are an exciting, new alternative for implementing digital designs that, previously, would have employed ASIC technology. Pre-existing ASIC intellectual property can be adapted for use with Spartan devices by following a straightforward procedure. Each step of the procedure is explained in detail. Guidelines show how an ASIC design, in the form of an RTL-level HDL file, can be revised to take full advantage of the Spartan series capabilities, thereby achieving efficient, high-performance implementations.

### [XAPP120 Spartan FPGAs -- The Gate Array Solution](#)

This application note discusses the enormous strides made by Spartan series FPGAs in terms of density and performance and how it should be viewed as the Gate Array replacement. The Spartan family from Xilinx offers many of the features that are desired by Gate Array designers with one major advantage — programmability, which can prove to be the key factor in the success of the product.

### [XAPP122 The Express Configuration of Spartan-XL FPGAs](#)

Express Mode uses an eight-bit-wide bus path for fast configuration of Xilinx FPGAs. This application note provides information on how to perform Express configuration specifically for the Spartan-XL family. The Express mode signals and their associated timing are defined. The steps of Express configuration are described in detail, followed by detailed instructions that show how to implement the configuration circuit.

### [XAPP123 Using Three-State Enable Registers in XLA, XV, and Spartan-XL FPGAs v2.0 \(01/16/02\)](#)

The use of the internal IOB three-state control register can significantly improve output enable and disable time. This application note shows you how to use hard macros to implement this register in both HDL and schematic based designs.

### [XAPP124 Using Manual Power Down Mode With Spartan-XL FPGAs](#)

Spartan-XL FPGAs come equipped with a Power Down mode that permits an exceptionally low level of power consumption (ICCO = 100  $\mu$ A typical), making the family ideal for portable battery-powered applications. This application note provides all the information the designer needs to use Power Down mode effectively, including descriptions of the mode's common applications, internal functioning and electrical characteristics.

### [XAPP125 Conserving Power With Auto Power Down Mode in Spartan-XL FPGAs](#)

Power consumption plays an important role in battery-powered applications. Spartan-XL FPGAs are designed with segmented routing, 3.3-V operation and advanced process technology to meet the needs for low power and high performance. This application note shows how to reduce power consumption by selectively disabling portions of the design that are not required all the time. Considerable amount of power is saved by disabling the non-critical user logic. This approach is particularly useful for the devices which must be operating all the time. This application note discusses different strategies for reducing the supply current incrementally for an operating device.

### [XAPP126 Data Generation and Configuration for Spartan Series FPGAs](#)

This application note describes various methods to configure Spartan series FPGAs. Each configuration method is described in detail. Information on necessary software programs to run with input files required, output files produced, download cables used, and other hardware necessary to accomplish the task is discussed. This application note targets users who are new to Xilinx devices and Alliance/Foundation series software tools and is intended to make the configuration and debugging flows easy to understand.

### [XAPP130 Using the Virtex Block SelectRAM+ Features v1.4 \(12/18/00\)](#)

The Virtex series provides dedicated blocks of on-chip, true dual-read/write port synchronous RAM, with 4096 memory cells. Each port of the block SelectRAM+ memory can be independently configured as a read/write port, a read port, or a write port, and each port can be configured to a specific data width. The block SelectRAM+ memory offers new capabilities allowing the FPGA designer to simplify designs.

### [XAPP131 170 MHz FIFOs Using the Virtex Block SelectRAM+ Feature v1.6 \(06/06/01\)](#)

The Virtex FPGA series provides dedicated on-chip blocks of 4096 bit dual-port synchronous RAM, which are ideal for use in FIFO applications. This application note describes a way to create a common-clock (synchronous) version and an independent-clock (asynchronous) version of a 511 x 8 FIFO, with the depth and width being adjustable within the Verilog or VHDL code. A hand-placed version of the design runs at 170 MHz in the -6 speed grade.

### [XAPP132 Using the Virtex Delay-Locked Loop v2.6 \(07/25/02\)](#)

The Virtex FPGA series offers up to eight fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits providing zero propagation delay, low clock skew between output clock signals distributed throughout the device, and advanced clock domain control. These dedicated DLLs can be used to implement several circuits which improve and simplify system level design.

### [XAPP133 Using the Virtex SelectI/O Resource v2.6 \(11/05/02\)](#)

The Virtex FPGA series includes a highly configurable, high-performance SelectI/O resource to provide support for a wide variety of I/O standards. The SelectI/O resource is a robust set of features including programmable control of output drive strength, slew rate, and input delay and hold time. Taking advantage of the flexibility and SelectI/O features and the design considerations described in this document can improve and simplify system level design. Appendix A is a SelectI/O update for both the Virtex-E and Virtex-E Extended Memory (Virtex-EM) product families. Appendix B is the Virtex-E and the Virtex-EM LVDS and LVPECL SelectI/O design guide.

### [XAPP134 Virtex Synthesizable High Performance SDRAM Controller v3.2 \(11/01/02\)](#)

Synchronous DRAMs are becoming available in speed grades above 100 MHz using LVTTTL IOs. The Virtex FPGA family has many features, such as the SelectIO and the Clock Delay Lock Loop, that make it easy to interface to high speed Synchronous Drams This application note describes the design and implementation of a synthesizable, parameterizable, flexible, auto-placed-and-routed synchronous DRAM controller in the Virtex FPGA family. A 32-bit wide data interface version can run up to 125 MHz when automatically placed and routed in a Virtex -6 speed grade. Hand placed versions of the design can run even faster.

### [XAPP135 Virtex I/V Curves for Various Output Options](#)

These typical curves describe the output sink and source current for average processing, nominal supply voltage and room temperature. For the other families see XAPP150. For additional data see the Xilinx IBIS files.

### [XAPP136 Synthesizable 143 MHz ZBT SRAM Interface v2.0 \(01/00\)](#)

The Virtex Series FPGAs provide access to a variety of on-chip and off-chip RAM resources. In addition to the on-chip SelectRAM and Block SelectRAM+ memory, a Virtex design can interface to megabytes of external high-speed SRAM and DRAM. The combination of high speed SelectIO levels and on-chip Clock Delay-Locked Loop enables the interface to operate at maximum RAM speeds. A Virtex interface to ZBT (Zero Bus Turnaround) SRAM provides interleaved Read/Write without wasteful turnaround cycles.

### **XAPP137 Configuring Virtex FPGAs from Parallel EPROMs with a CPLD**

Previous generations of Xilinx FPGAs supported a Master Parallel Configuration Mode which allowed the FPGA to configure itself directly from a parallel (byte wide) PROM. The Virtex family of Xilinx FPGAs does not utilize a Master Parallel mode. This application note describes a simple interface design to configure a Virtex device from a parallel EPROM using the SelectMAP configuration mode.

### **XAPP138 Virtex Configuration and Readback v2.7 (07/11/02)**

This application note is offered as complementary text to the Configuration section of the Virtex Data Sheet. It is strongly recommended that the Virtex Data Sheet be reviewed prior to reading this application note. This application note first provides a comparison of how Virtex configuration and readback is different from previous Xilinx FPGAs, followed by a complete description of the configuration process and flow. Each of the configuration modes are outlined and discussed in detail, concluding with a complete description of data stream formats, and readback functions and operations.

### **XAPP139 Configuration and Readback of Virtex FPGAs Using (JTAG) Boundary-Scan v1.4 (4/3/02)**

This application note demonstrates using a boundary-scan (JTAG) interface to configure and readback Virtex FPGA devices. Virtex devices have boundary-scan features that are compatible with the IEEE Standard 1149.1. This application note is a complement to the configuration section in the Virtex Data Sheet and application note XAPP138: "Virtex Configuration and Readback". Review of both the Virtex Data Sheet and XAPP138 is recommended prior to reading this document.

### **XAPP141 In-System Programming Times for XC9500XL**

This application note discusses the in-system programming speed of the XC9500XL devices.

### **XAPP144 Designing CPLD Multi-voltage Systems v1.1 (02/00)**

This application note discusses XC9500XL use in multi-voltage systems.

### **XAPP146 Designing an Eight Channel Digital Volt Meter with a Springboard Development Kit (v1.2) 10/01/02**

Personal Digital Assistants, such as the Handspring Visor™, are increasingly being used for data acquisition. One such application is the Digital Volt Meter, a device commonly used to measure voltage at a particular source. This Application Note will discuss the design of an eight channel Digital Volt Meter for the Handspring Visor. Specifically, it will illustrate how to use a Xilinx ultra-low power CoolRunner CPLD to interface a Texas Instruments ADS7870 Data Acquisition System to the Handspring Springboard™ expansion slot.

### **XAPP147 Low Power Handspring Springboard Module Design with CoolRunner CPLDs (v1.0) 1/25/01**

This application note presents development aids to help designers successfully and easily create Handspring™ Springboard™ Module designs. It includes a general discussion of the overall process, a summary of available software tools and an introduction to Xilinx CoolRunner CPLDs as used on the Insight Electronics Springboard Development Card. The appendices include additional details that developers will find helpful for both code creation and hardware development. Examples of hardware code (VHDL or Verilog) as well as "C" code are provided to augment the development of Handspring Springboard cards.

### **XAPP149 Designing an Oscilloscope with the Insight Springboard Kit (v1.0) 11/12/01**

An oscilloscope is a data acquisition device frequently used to measure and display voltage at a particular source. The Handspring Visor™ line of personal computers is an ideal candidate for such an application because it has a built-in LCD screen, a Motorola Dragon Ball™ processor, and includes a Springboard™ expansion slot. The LCD screen can easily be used for displaying the voltage versus time waveform, the processor can be used for collection of data, and the Springboard module can contain the necessary hardware for the oscilloscope implementation. This application note will discuss the design of a simple oscilloscope for the Handspring Visor using a Xilinx CoolRunner™ CPLD to interface a Texas Instruments ADS7870 Data Acquisition System to the Handspring Springboard expansion slot.

### **XAPP150 I/V Curves for Various Device Families**

These typical curves describe the output sink and source current for average processing, nominal supply voltage and room temperature. For the Virtex FPGAs see XAPP135. For additional data see the Xilinx IBIS files.

### **XAPP151 Virtex Series Configuration Architecture User Guide v1.4 (08/03/00)**

The Virtex architecture supports powerful new configuration modes, including partial reconfiguration. These mechanisms are designed to give advanced applications access to and manipulation of on-chip data through the configuration interfaces. This document is an overview of the Virtex architecture, emphasizing data bit location in the configuration bitstream. Knowing bit locations is the basis for accessing and altering on-chip data. FPGA applications can be built that change or examine the functionality of the operating circuit without stopping the circuit loaded in the device. A glossary is included to explain some of the terminology used in this application note.



### [XAPP152 Virtex Power Estimator User Guide](#)

This application note is complementary to the Virtex power estimator worksheet. To use the worksheet, users should have completed a Virtex design with a successful functional simulation.

### [XAPP153 Status and Control Semaphore Registers Using Partial Reconfiguration](#)

The Virtex FPGA Series supports partial reconfiguration of a cross-section of data while the rest of the circuit is still in operation. This enables a system to read and write specific bits within a LUT configured as RAM, through the configuration port. This application note demonstrates how to lock the LUT SelectRAM to specific locations, determine the corresponding frame of data in the .RBT (Rawbits) file, modify the LUT memory as desired, and re-write this frame into the chip. This provides a microprocessor/FPGA interface through the configuration port with a minimum of IOs.

### [XAPP154 Virtex Synthesizable Delta-Sigma DAC](#)

Digital to analog converters (DACs) convert a binary number into a voltage directly proportional to the value of the binary number. A variety of applications use DACs including waveform generators and programmable voltage sources. This application note describes a Delta-Sigma DAC implemented in a Virtex FPGA. The only external circuitry required is a low pass filter comprised of just one resistor and one capacitor. Internal resource requirements are also minimal. For example, a 10-bit DAC uses only three Virtex CLBs. The speed and flexible output structure of the Virtex series FPGAs make them ideal for this application.

### [XAPP155 Virtex Analog to Digital Converter](#)

When digital systems are used in real-world applications, it is often necessary to convert an analog voltage level to a binary number. The value of this number is directly or inversely proportional to the voltage. The analog to digital converter (ADC) described here uses a Virtex FPGA, an analog comparator, and a few resistors and capacitors. An 8-bit ADC can be implemented in about 16 Virtex CLBs, and a 10-bit ADC requires about 19 CLBs.

### [XAPP157 Board Routability Guidelines with Xilinx Fine-Pitch BGA Packages v1.2 \(11/14/02\)](#)

Xilinx supplies full array fine-pitch BGA (Ball Grid Array) packages with 1.00 mm ball pitch. Successful and effective routing of these packages on PC boards is a significant challenge to designers. This application note provides board level routing guidelines for using Xilinx fine-pitch BGA packages. Specific examples are provided to choose appropriate routing schemes. These examples are based on package and board design rules for standard PCB technology and are not drawn to scale.

### [XAPP158 Powering Virtex FPGAs v1.5 \(08/05/02\)](#)

Power consumption in Xilinx FPGAs depends upon the number of internal logic transitions and is proportional to the operating clock frequency. As device size increases, so does power consumption. It is common for a large, high-speed design to require several amperes of current. Without an accurate thermal analysis, the heat generated could easily exceed the maximum allowable junction temperature. Power supply requirements, including initial conditions, transient behavior, turn-on, and turn-off are also important. Bypassing or decoupling the power supplies at the device, in the context of the device's application, requires careful attention. All these aspects of the power supply must be considered in order to achieve successful designs.

### [XAPP161 XC1700 and XC18V00 Design Migration Considerations v1.2 \(2/00\)](#)

PROMs is advantageous because migration between XC1700 and XC1800 series devices is simple. This application note discusses two migration paths: XC1700 designs upgrading to XC18V00, and XC1800 designs migrating to XC1700 for production-stable cost reductions. The topics discussed are pinout compatibility, power and ground connections, and boundary-scan chain integrity.

### [XAPP165 Using Xilinx and Exemplar for Incremental Designing \(ECO\)](#)

Guided place and route (PAR) can help you reduce runtimes when incremental changes are made to a design, such as for an Engineering Change Order (ECO). By making only small changes to a design along with optimizing only the changed block or blocks, you allow guided PAR to perform at its best, preserving timing and reducing PAR runtimes. To localize the design changes without affecting the remainder of your design, either a top-down preserving hierarchy or a bottom-up methodology must be used.

### [XAPP166 TAU/BLAST Support in 2.1i](#)

The Xilinx 2.1i development system adds Stamp Model Generation. This feature supports the use of board level Static Timing Analysis tools, such as Mentor Graphics' Tau and Viewlogic's Blast. With these tools, users of Xilinx programmable logic products can accelerate board level design verification.

### [XAPP168 Getting Started With the MultiLINX Cable v2.0 \(11/26/02\)](#)

This application note provides a quick introduction to the MultiLINX cable hardware. Topics covered are a description of the cable, how to order a MultiLINX system, a list of features, what the cable may be used for, the current software support, and

how to integrate cable access into a user's board. For more information on the MultiLINX cable and other hardware products from Xilinx, please refer to the Hardware User's Guide.

#### **XAPP169 MP3 NG: A Next Generation Consumer Platform v1.0 (01/00)**

This application note illustrates the use of a Xilinx Spartan-II FPGA and an IDT RC32364 RISC controller in a handheld, consumer electronics platform. Specifically the target application is an MP3 audio player with advanced user interface features. In this application the Spartan device is used to implement the complex system level glue logic required to interface and manage the memory and I/O devices.

#### **XAPP170 Implementing an ISDN PCMCIA Modem Using Spartan Devices v1.0 (7/99)**

This application note illustrates the use of Spartan devices in an ISDN modem. The design example shows how cost effective a Spartan device can be in these applications. While the design is targeted at solving a specific problem, it illustrates solutions to a number of general technical issues.

#### **XAPP171 Implementing an ADSL to USB Interface Using Spartan Devices v1.0 (3/99)**

This application note illustrates the use of Spartan devices in an ADSL modem. The Spartan device is used to implement the complex system level glue logic required for the modem's USB interface and manages DMA transfers of ATM cells. The design example shows how cost effective a Spartan device can be in these applications. While the design is targeted at solving a specific problem, it illustrates solutions to a number of general technical issues. These include implementing Utopia interfaces for ATM devices and remote configuration of Spartan devices.

#### **XAPP172 The Design of a Video Capture Board Using the Spartan Series v1.0 (3/99)**

This application note describes a reference design for a video capture board that acts as an interface between a video source such as a camcorder, VCR, CCD camera, etc. and a PC. The board captures and digitizes frames from a video source, which it then transfers to a PC for viewing. The main electronic components consist of a video pixel decoder, DRAM and a Spartan FPGA, all chosen to achieve a low overall cost, making the board suitable for high-volume, consumer-oriented products. To this end, the ability to implement all the interface and memory control logic in a single programmable Spartan device provides crucial benefits including low cost, reduced part count, a small form factor, low power, and easy field upgrades.

#### **XAPP173 Using Block SelectRAM+ Memory in Spartan-II FPGAs v1.1 (12/11/00)**

The Spartan-II FPGAs provide dedicated blocks of true dual-port RAM, known as Block SelectRAM+ memory. This dedicated memory provides a cost-effective use of resources without sacrificing the existing distributed SelectRAM memory or logic resources. The Block SelectRAM+ memory is fully synchronous for easy timing analysis and is easily initialized at configuration. This additional integration capability makes the Spartan-II family ideal for cost-sensitive applications.

#### **XAPP174 Using Delay-Locked Loops in Spartan-II FPGAs v1.0 (01/00)**

The Spartan-II series provides four fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits, which provide zero propagation delay, low clock skew between output clock signals distributed throughout the device, and advanced clock domain control. These dedicated DLLs can be used to implement several circuits that improve and simplify system level design.

#### **XAPP175 High Speed FIFOs In Spartan-II FPGAs v1.0 (01/00)**

This application note describes how to build high-speed FIFOs using the Block SelectRAM+ memory in the Spartan-II FPGAs. Verilog and VHDL code is available for the design. The design is for a 512x8 FIFO, but each port structure can be changed if the control logic is changed accordingly. Both a common-clock version and an independent-clock version are described.

#### **XAPP176 Spartan-II FPGA Family Configuration and Readback v1.0 (01/00)**

This application note is offered as complementary text to the configuration section of the Spartan-II data sheet. It is strongly recommended that the Spartan-II data sheet be reviewed prior to reading this note. Spartan-II FPGAs offer a broader range of configuration and readback capabilities than previous generations of Xilinx FPGAs. This note first provides a comparison of how Spartan-II configuration is different from previous Xilinx FPGAs, followed by a complete description of the configuration process and flow. Each of the configuration modes are outlined and discussed in detail, concluding with a complete description of data stream formats, and readback functions and operations.

#### **XAPP177 Spartan-Family I/V Curves for Various Output Options v1.0 (01/00)**

These typical curves describe the output sink and source current for average processing, nominal supply voltage and room temperature for the Spartan-II family of FPGAs. These curves are graphical representations of IBIS models, which are traditionally used for system and board-level simulation.

**[XAPP178 Configuring Spartan-II FPGAs from Parallel EPROMs v1.0 \(01/00\)](#)**

This application note describes a simple CPLD-based interface design to configure a Spartan-II device from a parallel EPROM using the Slave Parallel configuration mode.

**[XAPP179 Using SelectI/O Interfaces in Spartan-II FPGAs v1.0 \(01/00\)](#)**

The Spartan-II FPGA family simplifies high-performance design by offering SelectI/O inputs and outputs. The Spartan-II devices can support 16 different I/O standards with different specifications for current, voltage, I/O buffering, and termination techniques. As a result, the Spartan-II FPGA can be used to integrate discrete translators and directly drive the most advanced backplanes, busses, and memories. This application note describes how to take full advantage of the flexibility of the SelectI/O features and the design considerations to improve and simplify system level design.

**[XAPP181 SEU Mitigation Design Techniques for the XQR4000XL v1.0 \(03/15/00\)](#)**

This Application Note discusses system and FPGA design techniques for applications that operate in space or in other environments exposed to heavy ion or charged particle radiation. Single Event Upset (SEU) detection, correction, and mitigation for the XQR4000XL are demonstrated.

**[XAPP188 Configuration and Readback of Spartan-II FPGAs Using Boundary Scan v2.1 \(03/27/02\)](#)**

This application note demonstrates using a boundary-scan (JTAG) interface to configure and read back Spartan™-II FPGA devices. Spartan-II devices have boundary-scan features that are compatible with the IEEE Standard 1149.1. This application note is a complement to the configuration section in the Spartan-II Data Sheet and application note XAPP176: "Spartan-II FPGA Family Configuration and Readback".

**[XAPP189 Powering Xilinx Spartan-II FPGAs v1.1 \(07/20/01\)](#)**

Power consumption in Xilinx Spartan-II FPGAs depends upon the number of internal logic transitions and is proportional to the operating clock frequency. As device size increases, so does power consumption. It is common for a large, high-speed design to require one Ampere or more of current. Without an accurate thermal analysis, the heat generated could easily exceed the maximum allowable junction temperature. Power supply requirements, including initial conditions, transient behavior, turn-on, and turnoff are also important. Bypassing or decoupling the power supplies at the device, in the context of the device's application, requires careful attention. All these aspects of the power supply must be considered in order to achieve successful designs.

**[XAPP192 Interfacing a Virtex-E Device to a MIPS Processor v1.0 \(12/15/00\)](#)**

This application note describes a reference design for a Virtex-E FPGA interface to a MIPS processor. The interface connections are shown while discussing techniques for running the design at the fastest data throughput speed available from a MIPS processor.

**[XAPP196 Interfacing a Virtex-E Device to a Pentium Processor v1.0 \(12/15/00\)](#)**

This application note describes a reference design for a Virtex-E FPGA interface to an Intel Pentium processor. The Pentium I system bus, design concerns, and possible applications of this design are discussed. Additionally, the differences between the Pentium I, II, and III busses are discussed. For more information specific to the Intel Pentium family of processors, see the Intel developer website (<http://developer.intel.com/>).

**[XAPP197 Triple Module Redundancy Design Techniques for Virtex FPGAs v1.0 \(11/01/01\)](#)**

Triple Module Redundancy (TMR) combined with Single Event Upset (SEU) correction through partial reconfiguration is a powerful and effective SEU mitigation strategy. This method is only supported for the Virtex™ series of Xilinx FPGAs. Xilinx Application Note, XAPP216, describes the use of Readback and Partial Configuration for SEU detection and correction. This application note outlines the recommended design methodology for constructing and implementing TMR logic within the Virtex architecture.

**[XAPP198 Synthesizable FPGA Interface for Retrieving ROM Number from 1-Wire Devices v1.0 \(05/08/01\)](#)**

This application note describes the design and implementation of a simple, low-cost interface to the Dallas Semiconductor's 1-Wire devices in Virtex and Spartan-II families to acquire the 64-bit ROM number. The number is available in either eight sequential byte transfers through an 8-bit data port, or a 48-bit latched parallel output. A typical application is to use the 48-bit serial number in the ROM number as the physical address of a network interface. This reference design is synthesizable and utilizes only 52 registers, 65 look-up tables (LUTs), and 55 slices of FPGA resource.

**[XAPP199 Writing Efficient Testbenches v1.0 \(06/18/01\)](#)**

This application note is written for logic designers who are new to HDL verification flows, and who do not have extensive testbench-writing experience. Testbenches are the primary means of verifying HDL designs. This application note provides guidelines for laying out and constructing efficient testbenches. It also provides an algorithm to develop a self-checking testbench for any design.

### [XAPP200 Virtex Synthesizable 1.6 Gbytes/s DDR SDRAM Controller. v2.4 \(07/19/02\)](#)

The DLLs and the Select/O™ features in the Virtex™ architecture and Spartan™-II family make it the perfect choice for implementing a controller of a Double Data Rate (DDR) SDRAM. This application note describes the reference controller design for a 64-bit DDR SDRAM. At a clock rate of 100 MHz, and 64-bit data changing at both clock edges, a peak bandwidth of 1.6 GBytes/s is obtained. The reference design is synthesizable and achieves 100 MHz performance with auto place and route tools.

### [XAPP201 An Overview of Multiple CAM Designs in Virtex Devices](#)

Flexible CAMs (Content Addressable Memory) are implemented in Virtex devices by taking advantage of the reprogrammability of the basic LUT as a Shift Register or a SelectRAM memory and the fast carry logic chain. Although Cams are also feasible in Spartan and XC4000X devices, this application note concentrates on Virtex devices. The flexibility of a Virtex device is a key advantage in designing a CAM. The application must decide the best implementation.

### [XAPP202 Content Addressable Memory \(CAM\) in ATM Applications v1.2 \(01/06/01\)](#)

Content Addressable Memory (CAM) or associative memory, is a storage device, which can be addressed by its own contents. Each bit of CAM storage includes comparison logic. A data value input to the CAM is simultaneously compared with all the stored data. The match result is the corresponding address. A CAM operates as a data parallel processor. Cams can be used to design Asynchronous Transfer Mode (ATM) switches. Implementing CAM in ATM applications are specifically described in this application note. As a reference, the application note XAPP201, "An Overview of Multiple CAM Designs in Virtex Devices," presents diverse approaches to implement CAM in other designs.

### [XAPP203 Designing Flexible, Fast Cams with Virtex Slices](#)

Content Addressable Memories (CAM) allow a fast search for specific data in a memory. Each application has different CAM requirements. A CAM design implemented in Virtex slices offers a flexible approach to CAM depth and width based upon LUTs configured as Shift Registers. This application note describes a fast CAM design finding a match in a single clock cycle. The application note XAPP201 "An Overview of Multiple CAM Designs in Virtex devices"; discusses the diverse solutions available when implementing CAM and introduces the specific solution described in this application note.

### [XAPP204 Using Block RAM for High-Performance Read/Write CAMs v1.2 \(05/02/00\)](#)

CAM (Content Addressable Memory) offers increased data search speed. In various applications based on CAM, there are differing requirements for data organization and read/write performance. The innovative design described in this application note is suited for small embedded Cams with high-speed match and write requirements. The reference design is built using the true Dual-Port block SelectRAM+ feature of Virtex FPGAs. Application note XAPP201, "An Overview of Multiple CAM Designs in Virtex Devices", discusses the diverse solutions available when implementing CAM while introducing the specific solution described in this application note.

### [XAPP205 Data-Width Conversion FIFOs Using the Virtex Block SelectRAM Memory v1.3 \(08/10/00\)](#)

Virtex FPGAs provide dedicated on-chip blocks of 4096-bit dual-port synchronous RAM (block SelectRAM+ memory). The block SelectRAM feature is ideal for use in FIFO applications. This application note describes how to create a common-clock (synchronous) version and an independent-clock (asynchronous) version of a FIFO for data-width conversion with different width read and write data ports.

### [XAPP208 An Inverse Discrete Cosine Transform \(IDCT\) Implementation in Virtex Devices for MPEG Video Applications v1.1 \(01/00\)](#)

This application note describes an implementation of IDCT in the Virtex family. DCT/IDCT are used in the MPEG video standard to reduce the bandwidth requirements. IDCT is one of the most computation-intensive parts of the MPEG decoding process. A fast, hardware based IDCT implementation is crucial to speed the MPEG decoding process. In this implementation, the inherent parallelism is exploited to achieve throughput as high as 3.28 Gbits/s, making it suitable for real time video applications. The implementation is synthesizable Verilog code at the RTL level.

### [XAPP209 IEEE 802.3 Cyclic Redundancy Check v1.0 \(03/32/01\)](#)

Cyclic Redundancy Check (CRC) is an error-checking code that is widely used in data communication systems and other serial data transmission systems. CRC is based on polynomial manipulations using modulo arithmetic. Some of the common Cyclic Redundancy Check standards are CRC-8, CRC-12, CRC-16, CRC-32, and CRC-CCIT. This application note discusses the implementation of an IEEE 802.3 CRC in a Virtex device. The reference design provided with this application note provides Verilog point solutions for CRC-8, CRC-12, CRC-16, and CRC-32. The Perl script (crgen.pl) used to generate this code is also included. The script generates Verilog source for CRC circuitry of any width (8, 12, 16, 32), any polynomial, and any data input width.

### **XAPP210 Linear Feedback Shift Registers in Virtex Devices v1.2 (01/09/01)**

This application note describes the implementation of Linear Feedback Shift Registers (LFSR) using the SRL macro available in the Virtex and Virtex-II series of FPGAs. The optimal implementation of a 15-bit LFSR, a 52-bit LFSR, and a 118-bit LFSR are discussed in this application note.

### **XAPP211 PN Generators Using the SRL Macro v1.1 (01/09/01)**

Pseudo-random Noise (PN) generators are at the heart of every spread spectrum system. Many PN generators are required within Code Division Multiple Access (CDMA) base stations. PN generators are used to implement synchronization and uniquely code individual user signals across the transmission interface. PN generators are based upon Linear Feedback Shift Registers (LFSRs). Every Look-Up-Table (LUT) in a Virtex series or Virtex-II series device can be configured as a 16-bit shift register (SRL16 macro). Hence, Virtex devices implement efficient LFSRs and deliver a significant reduction in resource utilization when compared with alternative flip-flop only PLD structures. For example, a 16-stage LFSR can be realized in just one LUT.

### **XAPP212 CDMA Matched Filter Implementation in Virtex Devices v1.1 (01/10/01)**

Code Division Multiple Access (CDMA) is a rapidly expanding data transmission technique in the emerging Universal Mobile Telecommunications System (UMTS). This application note describes the implementation of a CDMA matched filter using the architectural features of the Virtex series, Virtex-II series, and Spartan-II devices.

### **XAPP213 8-Bit Microcontroller for Virtex Devices v1.2 (04/30/02)**

The Constant (k) Coded Programmable State Machine (KCPSM) presented in this application note is a fully embedded 8-bit microcontroller macro for the Virtex and Spartan-II devices. The module is remarkably small at just 35 CLBs, less than half of the smallest Spartan XC2S15 device, and virtually free in an XCV2000 device by consuming less than 0.37% of the device CLBs.

### **XAPP214 Virtex Device Quad DataRate (QDR) SRAM Interface v1.0 (07/24/00)**

The Virtex™ series of FPGAs provides access to a variety of on-chip and off-chip RAM resources. In addition to the on-chip distributed RAM and block SelectRAM+™ features, Virtex FPGAs are able to interface to a variety of external high-speed memory devices. The combination of high-speed SelectI/O™ resources and on-chip Delay-Locked Loop (DLL) circuits enables a high-bandwidth interface to Quad DataRate (QDR™) architecture SRAMs. This application note describes the implementation of an interface using the Cypress CY7C1302V25 QDR SRAM.

### **XAPP215 Design Tips for HDL Implementation of Arithmetic Functions v1.0 (06/28/00)**

This application note provides design advice for implementing arithmetic logic functions in two High-Level Design Languages (HDLs), VHDL and Verilog.

### **XAPP216 Correcting Single-Event Upsets Through Virtex Partial Configuration v1.0 (06/01/00)**

This application note describes the use of partial reconfiguration in Virtex series FPGAs for the purpose of correcting Single Event Upsets to the configuration memory array induced by cosmic rays. It is essential for the reader to have a basic understanding of the Virtex SelectMAP interface as well as configuration and readback operations. An in-depth review of Xilinx Application Note XAPP138 is highly recommended.

### **XAPP217 Gold Code Generators in Virtex Devices v1.1 (01/10/01)**

Gold code generators are used extensively in Code Division Multiple Access (CDMA) systems to generate code sequences with good correlation properties. This application note describes the implementation of Gold code generators in Virtex, Virtex-E, Virtex-EM, Virtex-II and Spartan-II devices. The Gold code generators use efficiently implemented Linear Feedback Shift Registers (LFSRs) in both the Virtex/Virtex-II series and Spartan-II family using the SRL16 macro.

### **XAPP219 Transposed Form FIR Filters v1.2 (10/25/01)**

This application note describes a high-speed, reconfigurable, full-precision Transposed Form FIR filter design implemented in the Virtex and Virtex-II series and Spartan-II family of FPGAs. The VHDL reference design provided with this application note is easily modified to change filter parameters including coefficients and the number of taps. By illustrating a design methodology for digital filters, the advantages of using FPGAs for digital signal processing applications (DSP) are emphasized. The Core Generator tool provides a preoptimized alternative solution to this reference design (Core Generator Tool).

### **XAPP220 LFSRs as Functional Blocks in Wireless Applications v1.1 (01/11/01)**

Linear Feedback Shift Registers (LFSRs) are commonly used in applications where pseudo-random bit streams are required. LFSRs are the functional building blocks of circuits like the pseudo-random noise (PN) code generator (XAPP211) and Gold code generators (XAPP217) commonly used in Code Division Multiple Access (CDMA) systems. This application note describes two implementations of an LFSR using the SRL16 (Shift Register Look-Up Table) primitive for area-efficient designs. The first LFSR implementation describes the parallel output access and parity calculation; the sec-

and describes the multi-cycle output access and sequential parity calculation. This application note covers the Virtex series, the Virtex-II series and the Spartan-II family of devices.

#### **XAPP222 Designing Convolutional Interleavers with Virtex Devices v1.0 (09/27/00)**

The convolutional interleaver technique is used in telecommunication applications such as SDH and PDH radio systems, GSM and UMTS mobile communication systems, and point-to-multipoint radio systems to protect transmission channels from noise. On the transmit side, the convolutional interleaver parallelizes serial input data into N-bit words and shifts the data word through N delay lines. The delayed data is then shifted out through a PISO shift register for transmission. At the receiver, the incoming data stream is reconstructed with dual delay lines and shift registers.

#### **XAPP223 200 MHz UART with Internal 16-Byte Buffer v1.1 (07/10/01)**

This application note describes highly optimized UART transmitter and receiver macros for Xilinx Virtex, Virtex-E, and Spartan-II devices. The UART\_TX and UART\_RX macros not only communicate with each other, but they are also fully compatible with the standard Universal Asynchronous Receiver Transmitter (UART) communication protocols used for connecting to devices, such as PCs or microcontrollers.

#### **XAPP224 Data Recovery v2.2 (08/07/02)**

Data recovery is a mechanism that allows a receiver to extract embedded clock data from an incoming data stream. The receiver usually extracts this information from the data stream concerned, but sometimes the receiver's clock is used for data transmission. The circuit described in this application note provides a partial solution at data rates up to 160 Mb/s in a Virtex-E, -7 device, and up to 210 Mb/s in a Virtex-II device. The solution is partial in the sense that no clock is actually recovered, but the data arriving is fully extracted. The speed is limited by the maximum frequency that can be accepted by the Data Locked Loop (DLL), in a mode where the DLL is capable of providing both a new clock, and another clock shifted by 90 degrees.

#### **XAPP225 Data to Clock Phase Alignment v1.1 (04/04/02)**

When designing digital systems, there is often a requirement to synchronize incoming data and clock signals with an internal system clock, i.e., the internal and external clock are at exactly the same frequency, but due to variable backplane, board, or application-specific standard product (ASSP) delays, the phase relationship is not known. The circuit described in this application note addresses this issue for both single traces and data busses up to 160 MHz in a Virtex™-E, -7 device. The speed limitation is imposed by the maximum frequency that can be accepted by the Data Locked Loop (DLL), in a mode where it is capable of providing both a new clock and a new clock shifted by 90 degrees.

#### **XAPP228 Quad-Port Memories in Virtex Devices v1.0 (09/24/02)**

This application note describes how the existing dual-port block memories in the Spartan™-II and Virtex™ families can be used as Quad-Port memories. This essentially involves a data access time (halved) versus functionality (doubled) trade-off. The overall bandwidth of the block memory in terms of bits per second will remain the same.

#### **XAPP230 The LVDS I/O Standard**

This application note describes the LVDS I/O standard. LVDS provides higher noise immunity than single-ended techniques, allowing for higher transmission speeds, smaller signal swings, lower power consumption, and less electro-magnetic interference than single-ended signaling. Differential data can be transmitted at these rates using inexpensive connectors and cables. LVDS provides robust signaling for high-speed data transmission between chassis, boards, and peripherals using standard ribbon cables and IDC connectors with 100 mil header pins. Point-to-point LVDS signaling is possible at speeds of up to 622 Mb/s.

#### **XAPP231 Multi-Drop LVDS with Virtex-E FPGAs**

This application note describes how to use LVDS signaling for high-performance multi-drop applications with Virtex-E FPGAs. Multi-drop LVDS allows many receivers to be driven by one Virtex-E LVDS driver. Simulation results indicate that the reference design described here will operate from DC up to 311 Mb/s. This application note includes DC specifications, microstrip and layout guidelines. With simple source and differential termination, Virtex-E FPGAs drive multi-drop LVDS directly, replacing costly TTL-LVDS drivers and receivers, reducing board area and skew for high-performance applications. The Virtex-E driver actually improves signal integrity over other LVDS drivers by absorbing any reflected energy at the source instead of passing it on down the line. This innovation enables 311 Mb/s signaling on multi-drop lines with as many as 20 LVDS receivers, spanning distances of over four feet in the reference design, with high signal integrity and noise immunity.

#### **XAPP232 Virtex-E LVDS Drivers & Receivers: Interface Guidelines v1.0 (11/99)**

This application note describes how to use the new Virtex-E LVDS (low-voltage differential signaling) drivers and receivers for high-performance LVDS interfaces to industry-standard LVDS devices. LVDS provides higher noise immunity than single-ended techniques, allowing for higher transmission speeds, smaller signal swings, lower power consumption, and less

electromagnetic interference than single-ended signaling. Differential data can be transmitted at these rates using inexpensive connectors and cables. Virtex-E LVDS drivers offer improved signal integrity over other LVDS drivers because they absorb reflected signals unlike other LVDS drivers.

#### **[XAPP233 Multi-Channel 622 Mb/s LVDS Data Transfer for Virtex-E Devices v1.2 \(01/06/01\)](#)**

Virtex-E devices provide dedicated on-chip differential receivers between adjacent user I/O pins, which are ideal for receiving LVDS signals at speeds of up to 622 Mb/s in the -7 speed grade. This application note describes how to design a high-speed, low-voltage differential signaling (LVDS) transmitter and receiver in a Virtex-E FPGA suitable for point-to-point data transmission at a data rate of 622 Mb/s.

#### **[XAPP234 Virtex SelectLink Communications Channel v1.0 \(12/99\)](#)**

Systems that include two or more FPGAs often require high-bandwidth data paths between devices. As the clock period and switching times of digital circuits become shorter, straightforward methods of transferring data between devices are often inadequate. At high frequencies, signal propagation delay and reflections that occur in conductors just a few centimeters long must be taken into account. The SelectLink™ communications channel utilizes special features of the Virtex family, including Delay Locked Loops, Block SelectRAM+, and SelectI/O, to create a system that can move large amounts of data between FPGAs at very high speeds. A code generation tool available at [www.xilinx.com](http://www.xilinx.com) allows logic designers everywhere to instantly create customized SelectLink Verilog source code. The modules are easily instantiated in the designers top level code for a complete system solution.

#### **[XAPP235 Virtex Package Compatibility Guide v1.3 \(06/20/00\)](#)**

This package compatibility guide describes the pin-outs and established guidelines for package compatibility between the Virtex family and the Virtex-E and Virtex-E Extended Memory (Virtex-EM) devices. For the latest information regarding the Virtex-E families, see the Xilinx web site at <http://www.xilinx.com>.

#### **[XAPP237 Virtex-E LVPECL Receivers in Multi-Drop Applications v1.1 \(02/24/00\)](#)**

This application note describes how to use differential LVPECL (low-voltage positive emitter-coupled logic) signaling for high-performance multi-drop applications with Virtex-E FPGAs. Multi-drop LVPECL allows a single LVPECL driver to connect directly to multiple LVPECL receivers on a single transmission line. SPICE simulations verify multi-drop operation from DC up to 311 Mbits/s, with ten loads. This application note includes DC specifications, and an Appendix with microstrip and layout guidelines. The LVPECL receivers on the Virtex-E FPGA eliminate costly LVPECL-TTL translators, reducing board area and skew.

#### **[XAPP238 LVDS System Data Framing v1.0 \(12/18/00\)](#)**

This document describes an implementation of a low-overhead data synchronization and framing method to use with the LVDS capability of Virtex-E devices described in XAPP233.

#### **[XAPP240 High-Speed Buffered Crossbar Switch Design Using Virtex-EM Devices v1.0 \(3/14/00\)](#)**

High-speed switches are increasingly required in high-bandwidth applications. In the face of constantly changing networking standards, FPGAs offer switch designers flexibility and adaptability. FPGAs with expanded memory capacity, such as Virtex-E Extended Memory (Virtex-EM) devices, are ideally suited for scalable, fast switches. This document discusses a high-speed buffered crossbar switch that effectively addresses each of these concerns.

#### **[XAPP241 Virtex-EM FIR Filter for Video Applications v1.0 \(3/14/00\)](#)**

Virtex-E Extended Memory (Virtex-EM) FPGA devices offer over a million bits of block RAM and up to 300 Kb of distributed RAM in a single high-performance device. This is ideal for high-bandwidth video applications where complex digital filtering logic can operate on several lines of pixel data on-chip. The reconfigurable nature of Virtex-EM devices offers designers a flexible platform for optimizing Digital Signal Processor (DSP) parameters and algorithms throughout the design and pre-production cycle, as well as when the devices are in the field. This reprogrammability allows periodic optimization of proprietary algorithms in such applications as MPEG compression.

#### **[XAPP242 Interfacing to Lara Networks Search Engine Using Virtex Devices v1.0 \(6/08/00\)](#)**

Due to rapidly expanding networking industry demands, there is a corresponding need for faster and faster search capabilities within Content Addressable Memory (CAM) devices. Every year new CAM devices emerge on the market. These devices have excellent capabilities and options, but they require an accompanying interface. Virtex devices have all the necessary features to interface with high-speed Cams This document describes a Virtex CAM controller for the Search Engine (a type of CAM device) from Lara Networks.

#### **[XAPP243 Interfacing to Lara Networks Search Engine Using Virtex Devices v1.0 \(07/26/00\)](#)**

This application note describes how to use Virtex™-E Bus Low Voltage Differential Signaling (BLVDS) technology in high-performance multipoint applications. BLVDS extends the benefits of standard LVDS into multipoint configuration supporting

bidirectional backplanes. Spice simulation results show that the multipoint configuration described in this application note can operate up to 200 MHz.

#### [XAPP245 Eight Channel, One Clock, One Frame LVDS Transmitter/Receiver v1.0 \(03/25/01\)](#)

This application note describes a 5.12 Gbps transmitter and receiver interface using ten Low-Voltage Differential Signalling (LVDS) pairs (one clock, eight data channels, one frame) implemented in a Virtex-E FPGA. The accompanying library of designs targets Virtex-E devices. The design is implemented as a EDIF netlist with embedded location constraints and VHDL and Verilog simulation files. The design does not rely on guide files for successful performance.

#### [XAPP246 PowerPC 60X Bus Interface to a Virtex-E Device v1.0 \(12/15/00\)](#)

This application note describes a reference design using a PowerPC 60X bus interface with interfaces to Synchronous Static RAM (SSRAM) and flash memory. The design supports two PowerPC 60X bus microprocessors (PowerPC 750 and 750CX) and implements a pipelined address bus and split address/data transactions on the 60X bus. This reference design uses a processor bus functional model to verify the 60X bus interface to a memory system. Having the capability to generate bus traffic and look inside the Virtex-E device, in a simulation environment, resolves system issues during the course of a complex system development. Design approaches using Virtex-E FPGAs accommodate evolutionary changes in microprocessor bus protocol, memory, and I/O standards through the ability to reuse and reprogram the design.

#### [XAPP248 Digital Video Test Pattern Generators v1.0 \(01/07/02\)](#)

This application note describes methods of efficiently generating standard video test patterns in Xilinx FPGAs. Video test patterns are used to verify the proper operation of video equipment. Most video equipment capable of generating a video signal can produce one or more video test patterns to verify proper operation of the video generator and attached video equipment. Thus, there is often a need to have a video test pattern generator embedded in the video equipment.

#### [XAPP250 Clock and Data Recovery With Coded Data Streams v1.1 \(04/25/02\)](#)

This application note and reference design outline a method to implement clock and data recovery in Virtex™-II devices. Although not limiting the implementation to a specific FPGA family, this reference design focuses on the Virtex-II architecture. With minor modifications, Clock and Data Recovery (CDR) is possible with Virtex-E and Spartan™-IIE devices. A implementation of CDR at 270 Mb/s with 8B/10B coded data is described herein. Note: Designs not requiring a recovered clock should refer to a specific Data Recovery application note XAPP224.

#### [XAPP251 Hot-Swapping Virtex-II Devices v1.1 \(08/15/01\)](#)

Hot-swapping or hot insertion describes a potentially dangerous method of inserting an unpowered board into a power-on (hot) running system. There are several concerns: the insertion must not cause physical harm or permanent damage to the system or the inserted board, and the insertion must not cause data corruption or any transient system upsets. This application note describes the physical aspects of hot-inserting a Virtex-II based card into a system or system backplane, using sequenced connectors, where VCC and GND mate well before any signal pins can mate. The dangers of using normal non-sequenced connectors are described in Hot Plug-In. Not addressed in this application note are system issues including detecting the presence or absence of a card, or how the card is accepted in the system.

#### [XAPP253 Synthesizable 400 Mb/s DDR SDRAM Controller v2.0 \(07/16/02\)](#)

This application note describes how to use a Virtex™-II device to interface to a Double Data Rate (DDR) SDRAM device. The reference design targets a DDR SDRAM device at a clock rate of 200 MHz with data transfers at 400 Mb/s.

#### [XAPP254 The Virtex-II SiberBridge v1.0 \(01/12/01\)](#)

Designed to be implemented in a Virtex-II FPGA, the Virtex-II SiberBridge is a register transfer logic (RTL) design example demonstrating a reference interface between a 32-bit host (typically a network processor) and the SiberCAM device, or a cascade of SiberCAM devices. The SiberCAM device is a large capacity content addressable memory (CAM) product of SiberCore Technologies. The SiberBridge provides a way to initiate searches, obtain search results, and perform table maintenance operations for the SiberCAM, all using a single 32-bit synchronous SRAM or a ZBT SRAM interface. The SiberBridge is intended as a reference design having a low-gate count.

#### [XAPP256 FIFOs Using Virtex-II Shift Registers v1.0 \(01/15/01\)](#)

The shift registers available in Virtex-II devices are ideal when building synchronous FIFOs. By using the flexibility of the shift register LUT primitive (SRL16), FIFOs can be built with any width while producing a 1-bit resolution. With cascaded SRL16 shift registers (SRLC16), a flexible depth in multiples of 16 is available.

#### [XAPP258 FIFOs Using Virtex-II Block RAM v1.2 \(06/05/01\)](#)

The Virtex-II FPGA series provides dedicated on-chip blocks of 18 Kbit True Dual-Port synchronous RAM for use in FIFO applications. This application note describes a way to create a common-clock (synchronous) version and an independent-clock (asynchronous) version of a 511 to 36 FIFO, with the depth and width being adjustable within the Verilog or VHDL code.



### [XAPP260 Using Virtex-II Block RAM for High Performance Read/Write CAMs v1.0 \(02/27/02\)](#)

Content Addressable Memory (CAM) offers increased data search speed. In various applications based on CAM, there are differing requirements for data organizations and read/write performance. The innovative design described in this application note is suited for small embedded CAMs with high-speed match and write requirements. The reference design is built using the true dual-port block SelectRAM+™ feature for the Virtex™-II series, including the Virtex-II Pro™ devices.

### [XAPP261 Data-Width Conversion FIFOs Using the Virtex-II Block RAM Memory v1.0 \(01/10/01\)](#)

Virtex-II FPGAs provide dedicated on-chip blocks of 18 Kb dual-port synchronous RAM (block RAM). The block RAM feature is ideal for use in FIFO applications. This application note describes how to create a common-clock (synchronous) version and an independent-clock (asynchronous) version of a FIFO for data-width conversion with different width read and write data ports.

### [XAPP262 Synthesizable QDR SRAM Controller v2.3 \(10/23/02\)](#)

Quad Data Rate (QDR™) Synchronous Static RAM (SRAM) is one of the highest bandwidth solutions available for networking and telecommunications applications. This low-cost, high-performance solution is ideal for applications requiring memory buffering, traffic management, look-up tables, or link lists. This application note describes an implementation of a QDR SRAM controller for Virtex™-II devices using a source synchronous solution.

### [XAPP263 Virtex-II SelectLink Communications Channel v1.0 \(07/16/02\)](#)

Systems with two or more FPGAs often require high-bandwidth data paths between devices. As the clock period and switching times of digital circuits become shorter, straightforward methods of transferring data between devices are often inadequate. At high frequencies, signal propagation delay and reflections that occur in conductors just a few centimeters long must be taken into account. The Virtex™-II SelectLink communications channel utilizes special features of the Virtex-II series of FPGAs, including Digital Clock Managers (DCMs), block SelectRAM+™ memory, and the SelectI/O™ interface, to create a system to move large amounts of data between FPGAs at very high speeds. A code generation tool available at [www.xilinx.com](http://www.xilinx.com) allows logic designers everywhere to instantly create customized SelectLink Verilog or VHDL source code. The modules are easily instantiated in the designer's top-level code for a complete system solution. Note: This application also works on Virtex-II Pro™ devices.

### [XAPP264 Building OPB Slave Peripherals Using System Generator for DSP v1.0 \(11/26/02\)](#)

The inclusion of embedded processor cores in Xilinx FPGAs opens new doors for high-throughput digital signal processing applications. System Generator for DSP is a high-level modeling environment for designing custom DSP data paths with performance and efficiency comparable to hand-crafted designs. Because System Generator for DSP is tightly integrated with the Simulink® and MATHLAB® tools from The Mathworks, Inc., FPGA designs are implemented by users in a familiar setting without being overly concerned with underlying hardware details.

### [XAPP265 High-Speed Data Serialization and Deserialization \(840 Mb/s LVDS\)v1.3 \(06/24/02\)](#)

This application note addresses circuits capable of transferring up to 16 data channels at up to 840 Mb/s each for an aggregate data transfer per link of over 13 Gb/s. The design may be used multiple times in a Virtex™-II device. There is no limit to the number of transmitters (within pinning constraints) that can be used if they are using the same transmission clock. The Digital Clock Managers (DCMs) available to the designer, a maximum of 12 depending on device size, limit the number of receivers.

### [XAPP266 Synthesizable FCRAM Controller v1.0 \(02/27/02\)](#)

This application note describes how the Virtex™-II architecture can be leveraged to implement a Double Data Rate (DDR) Fast Cycle RAM (FCRAM) controller.

### [XAPP267 Parity Generation and Validation in Virtex-II Devices v1.2 \(02/27/02\)](#)

In data transmission systems the transmission channel itself is a source of data error. Hence the need to determine the validity of transmitted and received data. Parity generation and validation is a scheme to provide single bit error detection capabilities. This application note describes how to generate and validate parity in a design using the Virtex-II architectural features including block RAM.

### [XAPP268 Active Phase Alignment v1.2 \(12/09/02\)](#)

The Digital Clock Manager (DCM) in the Virtex™-II series of FPGAs is an extremely powerful logic element. It allows fine phase adjustment of an incoming clock in increments of around 50 ps. This is typically necessary when clocking in an incoming data stream either single or double data rate at very high frequencies – up to 670 MHz SDR (420 MHz DDR) in a Virtex-II FPGA (-5 speed grade). Normally the DCM is set up to provide a constant phase shift that allows the incoming data to be correctly clocked in. This phase shift is corrected for both temperature and voltage, but can vary slightly across different devices and wafer lots, thus effectively reducing slightly the receiver window or "eye". One way of correcting for this

is to set up the DCM phase shift dynamically via training either at device reset, or on a continuous basis. This concept forms the basis of this application note.

#### **XAPP270 High-Speed DES and Triple DES Encryptor/Decryptor v1.0 (10/01/01)**

The future of network security depends on encryption provided in the crucial building blocks, like switches, routers, bridges, and other communication equipment. All broadband applications need high-speed cryptosystems to speed up high-bandwidth data transfers and to protect privacy. DES cryptographic hardware is used to protect civilian satellite communications, gateway servers, set-top boxes, Virtual Private Networks (VPN), video transmissions, and numerous other data transfer applications.

#### **XAPP283 Color Space Converter v1.2 (06/27/02)**

This application note describes three ways to implement the YCrCb Color Space to RGB Color Space conversion necessary in many video designs. The first implementation shows how one might simply write Behavioral Verilog to describe the conversion equations and then synthesize to a silicon target. The second implementation uses the Xilinx feature of embedded RAM functioning as a Look-up Table (LUT), or ROM, to store all possible intermediate results for the terms in the three equations. Since three of the seven total terms are identical, only five ROMs are needed. The third implementation makes use of the embedded multiplier in the Virtex-II device to do the color space conversion. Again, only five multipliers are used. The Verilog model using the embedded multiplier is synthesized, placed, and routed. The design has a clock performance of 185 MHz after place and route, using simple constraints.

#### **XAPP284 3 x 3 Matrix Multiplier for 3D Graphics and Video v1.1 (10/15/01)**

This application note describes the implementation of 3 x 3 matrix multipliers in Virtex-II devices. Many pipelined functions in the fields of computer graphics and video can be expressed in matrix mathematics. The example given here is color space conversion, which can be viewed as a subset of matrix multiplication. However, the technique can be extended to other matrix math functions as well.

#### **XAPP288 Serial Digital Interface (SDI) Video Decoder v1.0 (10/19/01)**

This application note focuses on the SDI decoder. The reference design includes several implementations of the SDI decoder optimized for use with the Virtex-II family and other Xilinx family features. Both serial (bit-rate) and parallel (word-rate) implementations of the SDI decoder are presented. Design examples are included to illustrate alternative solutions for standard SDI decoder devices, the National CLC011 and the Cypress CY7C9335, by using the decoder implementations developed in this application note.

#### **XAPP289 Common Switch Interface CSIX-L1 Reference Design v1.2 (04/01/02)**

This application note describes a Virtex-II device implementation of a CSIX-L1 common switch interface between a network processor's traffic manager and the switching fabric for ATM, IP, MPLS, Ethernet, and similar data communications applications. This design uses a pipeline implementation to achieve a low clock period (approximately 166 MHz), and uses the 32-bit interface CSIX scheme.

#### **XAPP290 Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations v1.0 (05/17/02)**

This application note describes the exact steps required to successfully design, implement, verify, and actively reconfigure portions of Virtex and Virtex-II series FPGAs. References to Virtex or Virtex-E families also apply to Spartan™-II or Spartan-IIE families. Two implementation flows are described in this application note: Module-based partial reconfiguration and a small-bit manipulation method of partial reconfiguration.

#### **XAPP291 Self-Addressing FIFO v1.1 (02/27/02)**

The block memories in the Virtex-II architecture are capable of supporting data bus widths of up to 36-bits. A self-addressing FIFO reference design uses these block memories to store both data and address information in a single memory location. This application note describes FIFO designs where no external counters are required. Only flag and status information logic is used. The resulting FIFOs are not fast (around 150 MHz). Their advantage is in using only one clock load. In addition, the status mechanism is very simple making FIFOs are more suitable for data throttling in continuous data systems instead of the full or empty detection required in frame based data systems.

#### **XAPP298 Serial Digital Interface (SDI) Video Encoder v1.0 (11/02/01)**

This application note focuses on the SDI encoder. The reference design includes several implementations of the SDI encoder optimized for use with the Virtex™-II FPGA series and other Xilinx FPGA families. Both serial (bit-rate) and parallel (word-rate) implementations of the SDI encoder are presented. Also included are examples illustrating using a Xilinx FPGA as an alternative to several commercially available SDI encoder devices, the Gennum GS9002 and the Cypress CY7C9235.

### [XAPP299 Serial Digital Interface \(SDI\) Ancillary Data and EDH Processors v1.0 \(05/16/02\)](#)

The SMPTE 259M Serial Digital Interface (SDI) Standard describes how to transmit standard-definition digital video serially over coax cable. SDI is commonly used to transport digital video in broadcast studios and video production centers. This application note describes implementations of an ancillary data packet processor and an error detection and handling processor for the SDI interface.

### [XAPP310 Power Up Reset Characteristics of CoolRunner CPLDs v1.1 \(2/00\)](#)

Depending upon where and how CoolRunner CPLDs are used, the power up characteristics may be of interest.

### [XAPP311 Five Volt Tolerance and PCI v1.1 \(2/00\)](#)

The purpose of this application note is to investigate the PCI (Peripheral Component Interface) environment when using 5 volt tolerant, 3.3 volt supply integrated circuits. In particular, we will examine the meaning of the statement "PCI compliant" when used in CPLD or FPGA data sheets.

### [XAPP312 Differences In ABEL and PHDL v1.0 \(11/99\)](#)

This document highlights the few major differences between ABEL and PHDL. All other PHDL constructs and syntax not discussed in this document are supported in ABEL. Most PHDL designs will be accepted in Xilinx Project Navigator with just a modification to the file extension.

### [XAPP328 Design of an MP3 Portable Player Using a CoolRunner CPLD v1.1 \(12/99\)](#)

MP3 portable players are the trend in music-listening technology. These players do not include any mechanical movements, thereby making them ideal for listening to music during any type of activity. MP3 is a digital compression technique based on MPEG Layer 3 which stores music in a lot less space than current CD technology. Software is readily available to create MP3 files from an existing CD, and the user can then download these files into a portable MP3 player to be enjoyed in almost any environment.

### [XAPP329 Understanding True CMOS Outputs v1.0 \(02/00\)](#)

This document provides a description of the CMOS output structures of the CoolRunner CPLDs and details some advantages of using true CMOS (rail-to-rail capable) output drivers.

### [XAPP332 Pin Locking in CoolRunner XPLA3 CPLDs v1.0 \(01/07/00\)](#)

This document highlights the architectural features provided with CoolRunner CPLDs that enable pin assignments to be maintained through many design iterations.

### [XAPP333 CoolRunner XPLA3 I2C Bus Controller Implementation v1.7 \(12/24/02\)](#)

This document details the VHDL implementation of an I2C controller in a Xilinx CoolRunner XPLA3 256 macrocell CPLD. CoolRunner CPLDs are the lowest power CPLDs available, making this the perfect target device for an I2C controller.

### [XAPP334 Utilizing XPLA3 Universal Control Terms v1.0 \(02/00\)](#)

This document highlights the advantages of utilizing the universal control terms provided in the CoolRunner XPLA3 CPLD architecture. Design examples showing the efficiency of these universal control terms are discussed.

### [XAPP335 Macrocell Configurations in CoolRunner XPLA3 CPLDs v1.0 \(04/17/00\)](#)

This document describes the macrocell configurations of Xilinx CoolRunner XPLA CPLDs.

### [XAPP336 Design of a 16b/20b Encoder/Decoder Using a CoolRunner CPLD v1.2 \(10/01/02\)](#)

This document details the VHDL implementation of a fibre channel byte-oriented transmission encoder and decoder in a Xilinx CoolRunner CPLD. CoolRunner CPLDs are the lowest power CPLDs available today and can be utilized in any network design where reliable point-to-point transceivers are required. CoolRunner CPLDs utilize the patented Fast Zero Power (FZP) design technique to simultaneously deliver high performance and low power consumption. These devices offer pin-to-pin delays of 5.0 ns, and less than 100  $\mu$ A of standby current (approximately 1/3 of the power consumed by other competing CPLDs at fMAX).

### [XAPP338 Using Xilinx WebPACK and ModelTech ModelSim Xilinx Edition \(MXE\) v1.0 \(04/12/00\)](#)

Xilinx WebPACK software is now more powerful than ever with the addition of Model Technology, Inc. (MTI) to this popular EDA tool suite. This application note is designed to quickly show WebPACK users who are not familiar with MTI how to utilize this powerful new tool within the WebPACK environment.

**[XAPP339 Manchester Encoder-Decoder for Xilinx CPLDs v1.3 \(10/01/02\)](#)**

This application note provides a functional description of VHDL and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are discussed. The code can be compiled into either the Xilinx XC9572 or XCR3064XL CPLD.

**[XAPP341 UARTs in Xilinx CPLDs v1.3 \(10/01/02\)](#)**

This application note provides a functional description of VHDL and Verilog source code for a UART. The code is used to target the XC95144 and XCR3128XL CPLDs. The functionality of the UART is discussed.

**[XAPP342 XPLA3 I/O Cell Characteristics v1.0 \(04/06/01\)](#)**

This document describes the features and benefits of the I/O cells provided by Xilinx CoolRunner® XPLA3 CPLDs.

**[XAPP343 In-System Programming of XPLA3 Devices v1.0 \(08/30/00\)](#)**

This document provides a brief description of how to perform ISP operations with XPLA3 CPLDs.

**[XAPP345 IrDA and UART Design in a CoolRunner CPLD v1.1 \(10/01/02\)](#)**

This application note illustrates the implementation of an IrDA and UART system using a CoolRunner XPLA3 CPLD. The fundamental building blocks required to create a half-duplex IrDA and full-duplex UART interface design is described.

**[XAPP346 Low Power Tips for CoolRunner Design v1.0 \(10/16/00\)](#)**

This document details specific implementation techniques which may be used to decrease power consumption in CPLD designs.

**[XAPP347 Decrease Processor Power Consumption Using a CoolRunner CPLD v1.0 \(06/01/01\)](#)**

This application note describes system design techniques using a low power CoolRunner CPLD to reduce overall system power consumption. Utilizing a CoolRunner CPLD to off load operations from the system microprocessor keeps the processor in a power saving mode longer and contributes to significant power savings.

**[XAPP348 CoolRunner XPLA3 Serial Peripheral Interface Master v1.2 \(12/13/02\)](#)**

This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the lowest power CPLDs available, making this the perfect target device for an SPI Master.

**[XAPP349 CoolRunner CPLD 8051 Microcontroller Interface v1.1 \(10/01/02\)](#)**

This document details the VHDL implementation of an 8051 microcontroller interface in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the lowest power CPLDs available, making these CPLDs the perfect interface devices for many of today's popular microcontrollers.

**[XAPP350 Implementing HDL with WebPACK ECS Schematic Editor v1.0 \(12/20/00\)](#)**

This application note provides an introduction to the capabilities and functionality of the WebPACK™ ECS Schematic Editor for implementing Hardware Description Language (HDL) CPLD designs in WebPACK Project Navigator.

**[XAPP353 CoolRunner XPLA3 SMBus Controller Implementation v1.1 \(10/01/02\)](#)**

This document details the VHDL implementation of a system Management Bus (SMBus) controller in a Xilinx CoolRunner XPLA3 256-macrocell CPLD. CoolRunner CPLDs are the lowest power CPLDs available, making this the perfect target device for an SMBus controller.

**[XAPP354 Using Xilinx CPLDs to Interface to a NAND Flash Memory Device v1.1 \(10/01/02\)](#)**

This application note describes the use of a Xilinx CoolRunner™ XPLA3 CPLD to implement a NAND Flash memory interface. CoolRunner CPLDs are the lowest power CPLD available and the ideal target device for memory interface applications.

**[XAPP355 Serial ADC Interface Using a CoolRunner CPLD v1.0 \(04/30/01\)](#)**

This document describes the design implementation for controlling a Texas Instruments ADS7870 Analog to Digital Converter (ADC) in a Xilinx CoolRunner™ XPLA3™ CPLD. CoolRunner CPLDs are the lowest power CPLD available and the ideal target device for controlling a serial ADC in a portable handheld application. This document will provide an explanation of the VHDL code for the CoolRunner CPLD.

**[XAPP357 CoolRunner Visor Springboard LED Test v1.1 \(06/25/01\)](#)**

LED Test is a simple Springboard™ reference design that allows the Handspring Visor™ to control and blink each of the four LED's on the Insight Springboard™ Development Board. Specifically, four buttons displayed on the Visor are designed to output unique address and data values. The CoolRunner™ CPLD is then used to register (or latch) these values and blink, or turn off, the LEDs accordingly. This document will detail the C and VHDL code contained in the LED test reference Design. It is intended to help Springboard designers overcome the learning curve associated with the development flow of the CoolRunner XPLA3 CPLD.

### **XAPP358 Wireless Transceiver for the CoolRunner CPLD v1.2 (12/02/02)**

This document focuses on the design of a wireless transceiver using CoolRunner™ CPLDs. The wireless transceiver is implemented using the CoolRunner demo board. The wireless transceiver is the perfect application of the low power capabilities of a CoolRunner CPLD.

### **XAPP359 Understanding the Insight Springboard Development Kit v1.0 (04/30/01)**

The Insight Springboard™ Development Card is designed such that the Xilinx CoolRunner™ CPLD serves as the central interface between the Handspring Visor™'s Springboard expansion slot and all other external devices (Flash, SRAM, and A/D Converter): see Figure 1. This means the CoolRunner is the only integrated circuit physically attached to the Springboard bus. The other components, namely the Flash, A/D, and SRAM, are also connected to the CoolRunner, but they do not have their data, address, and control lines connected directly to the Springboard expansion slot. Such a scheme is advantageous, but Springboard designers must be careful in order to avoid common pitfalls. This Application Note explains why such a design is preferable and will explain how to avoid common mistakes.

### **XAPP360 Obtaining Accurate Power Estimation for CoolRunner XPLA3 CPLDs Using XPower v1.0 (08/15/01)**

Applications requiring low power components place the designer in the position of needing an accurate forecast of the power requirements of the system. These types of low power applications tend to be handheld, battery powered devices which are also inclined to be devices with short development cycles. Designers have discovered the advantage of using Xilinx CoolRunner™ XPLA3 CPLDs to both reduce power consumption and the development cycle of their system since the device is low power and reprogrammable. This document describes the technique used to more precisely predict the power consumption of CoolRunner XPLA3 CPLDs.

### **XAPP362 Using the XC9500XV Timing Model v1.0 (08/20/01)**

This application note describes how to use the XC9500XV timing model.

### **XAPP363 Handheld Sonic Access Module v1.0 (10/18/01)**

This document describes the implementation of the Sonic Access Module™ (SAM) design submitted to the recently publicized "Cool Module Design Contest". All development for this contest was performed using the Insight Springboard™ development platform which allows for rapid development of Handspring modules. This development platform incorporates the reprogrammable Xilinx CoolRunner™ XPLA3 CPLD and uses the Handspring Visor™ PDA expansion slot. Low power CoolRunner CPLDs are the ideal programmable logic solution for portable, handheld applications.

### **XAPP364 Handheld Sonic Bouncer v1.0 (10/15/01)**

This document describes the implementation of the Sound Bouncer design submission in the recently publicized "Cool Module Design Contest". All development for this contest was performed using the Insight Springboard development platform which allows for rapid development of Handspring™ modules. This development platform incorporates the reprogrammable Xilinx CoolRunner™ XPLA3 CPLD and uses the Handspring Visor PDA expansion slot. Low power CoolRunner CPLDs are the ideal programmable logic solution for portable, handheld applications.

### **XAPP365 Automotive Scan Tool v1.0 (10/10/01)**

This document describes the implementation of the Automotive Scan Tool design submitted to the recently publicized "Cool Module Design Contest". All development for this contest was performed using the Insight Springboard™ development platform which allows for rapid development of Handspring modules. This development platform incorporates the reprogrammable Xilinx CoolRunner™ XPLA3 CPLD and uses the Handspring Visor™ PDA expansion slot. Low power CoolRunner CPLDs are the ideal programmable logic solution for portable, handheld applications.

### **XAPP366 Handheld Musical Instrument Tuner v1.1 (11/26/01)**

This document describes the implementation of the Musical Instrument Tuner design submitted to the recently publicized "Cool Module Design Contest". All development for this contest was performed using the Insight Springboard™ development platform which allows for rapid development of Handspring modules. This development platform incorporates the reprogrammable Xilinx CoolRunner™ XPLA3 CPLD and uses the Handspring Visor™ PDA expansion slot. Low power CoolRunner CPLDs are the ideal programmable logic solution for portable, handheld applications.

### **XAPP367 Handheld Chatterbox v1.0 (10/31/01)**

This document describes the implementation of the Chatterbox design submission in the recently publicized "Cool Module Design Contest". All development for this contest was performed using the Insight Springboard™ development platform which allows for rapid development of Handspring modules. This development platform incorporates the reprogrammable Xilinx CoolRunner™ XPLA3 CPLD and uses the Handspring Visor™ PDA expansion slot. Low power CoolRunner CPLDs are the ideal programmable logic solution for portable, handheld applications.

### **XAPP368 Handheld Pocket Logic Analyzer v1.0 (11/30/01)**

This document describes the implementation of the Pocket Logic Analyzer design submitted to the recently publicized "Cool Module Design Contest". All development for this contest design was done using the Insight Springboard™ development platform which allows for rapid development of Handspring™ modules. This development platform incorporates the reprogrammable Xilinx CoolRunner™ XPLA3 CPLD and uses the Handspring Visor PDA expansion slot. Low power CoolRunner CPLDs are the ideal programmable logic solution for portable, handheld applications.

### **XAPP369 Handheld 1553 Bus Data Analyzer v1.0 (12/05/01)**

This document describes the implementation of the Handheld 1553 Bus Data Analyzer design submitted to the recently publicized "Cool Module Design Contest". All development for this contest was performed using the Insight Springboard™ development platform which allows for rapid development of Handspring™ modules. This development platform incorporates the reprogrammable Xilinx CoolRunner™ XPLA3 CPLD and uses the Handspring Visor PDA expansion slot. Low power CoolRunner CPLDs are the ideal programmable logic solution for portable, handheld applications.

### **XAPP370 Handheld Bicycle Computer (Cool Trak) v1.0 (12/05/01)**

This document describes the implementation of Cool Trak, the grand prize winning design submission in the recently publicized "Cool Module Design Contest". All development for this contest was performed using the Insight Springboard™ development platform which allows for rapid development of Handspring modules. This development platform incorporates the reprogrammable Xilinx CoolRunner™ XPLA3 CPLD and uses the Handspring Visor™ PDA expansion slot. Low power CoolRunner CPLDs are the ideal programmable logic solution for portable, handheld applications.

### **XAPP375 Understanding the CoolRunner-II Timing Model v1.0 (01/03/02)**

This document describes the CoolRunner™-II timing model. Understanding the CoolRunner-II timing model is essential to creating a CPLD design that meets the desired timing requirements.

### **XAPP376 Understanding the CoolRunner-II Logic Engine v1.0 (01/03/02)**

CoolRunner™-II is the Xilinx CPLD Family that raises the standard for Complex Programmable Logic Devices. CoolRunner-II delivers unmatched performance with the industry's lowest power at highly competitive price points in an aggressive spectrum of packages. This application note details how CoolRunner-II CPLDs create logic within their CMOS fabric. In all likelihood, you will never need to know these details as the design software will automatically complete your design giving highest speed and lowest power with very little user direction. In the event that you would like to understand the inside details of how CoolRunner-II does its magic, this application note should help serve that need. For general CoolRunner-II information, also refer to the CoolRunner-II Family Data Sheet and individual device data sheets.

### **XAPP377 Low Power Design with CoolRunner-II CPLDs v1.0 (05/10/02)**

CoolRunner™-II RealDigital CPLDs are the only CPLD to combine both high performance and low power to form the next generation CPLD. This application note describes the design methodologies that can be employed to obtain the lowest power possible using the CoolRunner-II CPLD by utilizing its unique power saving features.

### **XAPP378 Using CoolRunner-II Advanced Features v1.0 (06/28/02)**

This application note describes how to implement the CoolRunner™-II advanced features in the Xilinx software. These features include the DualEDGE triggered registers, clock divider, CoolCLOCK, DataGATE, Schmitt trigger inputs, and I/O termination types.

### **XAPP379 High Speed Design with CoolRunner-II CPLDs v1.1 (08/01/02)**

This application note describes methods which will produce consistently fast designs when used with Xilinx CoolRunner™-II CPLD family. More detail on this important new family of 1.8V CPLDs can be obtained from the Xilinx website ([www.xilinx.com](http://www.xilinx.com)), where the family and individual part data sheets can be found. Additional application literature is also available. Of particular interest will be XAPP375, which discusses the timing of the CoolRunner-II CPLDs, and XAPP376, which discusses the basic operation of the macrocell and function block—the "logic engine" of the CoolRunner-II family.

### **XAPP380 Building Crosspoint Switches with CoolRunner-II CPLDs v1.0 (06/05/02)**

This application note provides a functional description of VHDL source code for an N x N Digital Crosspoint Switch. The code is designed with eight inputs and eight outputs in order to target the 128-macrocell CoolRunner™-II CPLD device but can be easily expanded to target higher density devices.

### **XAPP381 CoolRunner-II Demo Board v1.0 (9/01/02)**

This document describes the demo board that uses the CoolRunner™-II 64-macrocell CPLD.

### **[XAPP383 Single Error Correction and Double Error Detection \(SECEDED\) with CoolRunner-II CPLDs v1.0 \(9/26/02\)](#)**

This application note describes the implementation of a single error correction, double error detection (SECEDED) design with a CoolRunner-II CPLD. CoolRunner-II devices are the latest CPLD from Xilinx that offer both low power and high speed performance. A complete VHDL design is available with this application note.

### **[XAPP385 CoolRunner-II CPLD I2C Bus Controller Implementation v1.0 \(12/24/02\)](#)**

This document details the VHDL implementation of an I2C controller in a Xilinx CoolRunner-II 256-macrocell CPLD. CoolRunner-II CPLDs are the lowest power CPLDs available, making this the perfect target device for an I2C controller. To obtain the VHDL code described in this document, go to section VHDL Code Download, page 19 for instructions. This design fits both XPLA3 and CoolRunner-II CPLDs. For the CoolRunner XPLA3 CPLD version, please refer to XAPP333, CoolRunner CPLD I2C Bus Controller Implementation.

### **[XAPP386 CoolRunner-II Serial Peripheral Interface Master v1.0 \(12/24/02\)](#)**

This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in a Xilinx CoolRunner-II CPLD. CoolRunner-II CPLDs are the lowest power CPLDs available, making this the perfect target device for an SPI Master. To obtain the VHDL code described in this document, go to section VHDL Code Download and Disclaimer, page 19 for instructions. This design fits XC2C256 CoolRunner-II or XCR3256XL CoolRunner XPLA3 CPLDs. For the CoolRunner-II CPLD version, please refer to XAPP348, CoolRunner Serial Peripheral Interface Master.

### **[XAPP387 PicoBlaze 8-Bit Microcontroller for CPLD Devices v1.1 \(01/09/02\)](#)**

This application note describes the implementation of an 8-bit microcontroller design using a CoolRunner™-II CPLD. The PicoBlaze Microcontroller instructions can be customized to make an application-specific microcontroller. CoolRunner-II devices, the latest CPLD family from Xilinx, offers both low power and high-speed performance. A complete VHDL code for PicoBlaze microcontroller design and C code for its assembler are available with this application note.

### **[XAPP400 Constraining Virtex Design in 2.1i v1.0 \(10/01/99\)](#)**

Constraining a Virtex Design is different in 2.1i compared to older versions of the software. There are improvements in the Trace, Timing Analyzer, FloorPlanner, Constraints Editor, and other implementation tools to help make the designing procedure easier for Virtex. This paper is devoted to describing some of the simple steps necessary to constraining a Virtex design with the new 2.1i implementation tools. The major focus of this paper is to explain how to constrain with a CLKDLL in Virtex and the new look of the Timing Analyzer Reports.

### **[XAPP401 2.1i FPGA Editor v1.0 \(10/13/99\)](#)**

This application note presents the new, easier to use FPGA Editor and how it differs from the previous version of EPIC. For general FPGA Editor usage, refer to the FPGA Editor Guide. This application note will also cover how to return to EPIC type actions for zoom and pan actions.

### **[XAPP402 2.1i Floorplanner Support for Virtex FPGAs v1.0 \(10/13/99\)](#)**

With the release of M2.1i, the Floorplanner will support the Virtex family of FPGAs. This application note will show you how the major Virtex-specific architectural features such as BlockRAMs, global clock buffers, DLLs, and carry logic are represented within the Floorplanner GUI and how you can manipulate a design containing these elements. The general operation of the 2.1i Floorplanner is identical to that of the Floorplanner in the previous, 1.5i release.

### **[XAPP403 Using the Version 2.1i Xilinx Design Manager and Flow Engine \(DMFE\) v1.0 \(09/27/99\)](#)**

Welcome to the version 2.1i Xilinx Design Manager (DM) and Flow Engine (FE). The functionality of both DM and FE has been significantly enhanced in this release. In 2.1i, the focus for DM/FE has been to improve "ease of use". A number of new features are provided including "self contained revisions" and the "Smart" Flow Engine, to name a few. These and many other new features are explained in the sections that follow.

### **[XAPP406 Cross Probing to Synplicity and Exemplar v2.0 \(12/01/00\)](#)**

Xilinx Alliance software version 3.3.06i (3.1i Service Pack 6) or later has been enhanced to include logical and timing cross probing to Synplify/Synplify Pro and LeonardoSpectrum. The logical cross probing feature enables the user to select instances or nets in warning or error messages in the Error Viewer to cross probe back to the synthesis tool schematic view. This is useful for debugging a design with logical DRC errors/warnings. The timing cross probing feature enables the user to select a path, nets or instances to cross probe from the timing report within Timing Analyzer back to the synthesis tool schematic view. This feature is useful for analyzing timing problems. These functionalities can be used with Synplify / Synplify Pro version 6.0.0 or later from Synplicity and with LeonardoSpectrum version 2000.1b or later from Exemplar Logic.

### **[XAPP408 Rethinking Your Verification Strategies for Multimillion-Gate FPGAs v1.0 \(10/07/00\)](#)**

Verification is an integral part of any FPGA design project. Many older verification models are no longer appropriate to the new multimillion-gate FPGAs, and more modern methods must be brought to bear if verification is to positively affect prod-

uct time to market. The methodologies used for designing and implementing a good verification plan are discussed in detail, in the context of a real-world verification case study.

#### **[XAPP409 Simulating a Xilinx 3.1i CORE Generator VHDL Design v1.0 \(06/18/01\)](#)**

This application note provides an overview of the files that are generated from the Xilinx CORE Generator™ 3.1i for an HDL project and explains how and when each file is used. This application note briefly explains how to create simulator libraries, map the created libraries, and how to compile the XilinxCoreLib CORE Generator libraries to these user created libraries for the supported simulators.

#### **[XAPP410 Simulating a Xilinx 3.1i CORE Generator Verilog Design v1.0 \(06/18/01\)](#)**

This application note begins with an overview of the steps necessary to include a Xilinx CORE Generator macro in a Verilog design. Next, the Input/Output Files, page 2 describes the Xilinx CORE Generator™ 3.1i files used in a Verilog HDL design project.

#### **[XAPP411 PrimeTime Interface for Xilinx/Synopsys v1.1 \(10/23/01\)](#)**

This application note describes the interface, setup, and known issues necessary to use PrimeTime with the Xilinx implementation tools. The interface requires running scripts that translate relevant Xilinx files to a format that is useable by PrimeTime. This application note is not intended as a comprehensive explanation of Synopsys' PrimeTime tool. For more information regarding PrimeTime, please see the documentation supplied with that tool.

#### **[XAPP412 Architecting Systems for Upgradability with IRL \(Internet Reconfigurable Logic\) v1.0 \(06/29/01\)](#)**

Internet Reconfigurable Logic (IRL™) is a system design methodology to enable the remote upgrade of hardware, while insuring the reliability of the upgrade. FPGAs, which are "Field Programmable" are inherently capable of changing their functionality with a new bitstream. IRL takes advantage of this capability by delivering new bitstreams and software drivers to the remote hardware. This application note will describe the basic concepts of an IRL-enabled system, detail design considerations for building an IRL system and give a high level description of PAVE, the Xilinx API and development framework that enables embedded systems to be upgraded.

#### **[XAPP413 Xilinx/Verplex Conformal Verification Flow v1.1 \(10/02/01\)](#)**

This application note covers the logic equivalency flow using Xilinx ISE software with Verplex Conformal LEC. The target audience is designers familiar with the independent Xilinx HDL software design flow.

#### **[XAPP414 Xilinx/Synopsys Formality Verification Flow v1.2 \(01/17/02\)](#)**

This application note covers the logic equivalency flow using Xilinx ISE software with Synopsys Formality. The target audience is designers familiar with the independent Xilinx HDL software design flow.

#### **[XAPP415 Packaging Thermal Management v1.1 \(07/26/02\)](#)**

Modern high-speed logic devices consume appreciable amount of electrical energy. This energy invariably turns into heat. Higher device integration drives technologies to produce smaller device geometry and interconnections. With the chip sizes getting smaller and circuit densities at their highest levels, the amount of heat generated on these fast switching CMOS circuits can be very significant. As an example, the latest high-end Xilinx FPGA devices incorporate multiple processors, multiple gigabit transceivers, digital controlled impedance I/Os and I/Os capable of supporting various high current standards. Special attention must be paid to address the heat removal needs for these devices.

#### **[XAPP416 Using an RPM Grid Macro to Control Block RAM-to-FF Timing v1.0 \(08/07/02\)](#)**

This application note describes an alternative method for specifying Relatively Placed Macros (RPMs) using a new grid system called the "RPM Grid". This grid system can be used in the Virtex™-II architectures including Virtex-II Pro™ devices. This is not a tutorial on how to create RPMs, and this document assumes some knowledge of how to create RPMs. Please see the Xilinx Libraries Guide for details on capturing RPMs. This application note will describe how to use the RPM Grid to create a heterogeneous relocatable RPM macro containing both block RAM and slice components and demonstrate how this feature can be used to optimize the timing of paths from block RAM outputs to slice registers.

#### **[XAPP418 Xilinx 5.1i Incremental Design Flow v1.0 \(08/15/02\)](#)**

This application note is directed at designers familiar with Xilinx FPGA design and constraints. Incremental Design, as a flow, can greatly decrease place and route runtimes and preserve design performance when making small changes to a nearly completed design. It requires that the design follow good hierarchical design methodologies, ensuring that the design is properly partitioned into separate Logic Groups. Each Logic Group is constrained, occupying its own distinct space on the Xilinx FPGA. When a design change is made to one of the Logic Groups, an Incremental Synthesis flow ensures that unchanged Logic Groups are not changed in the Synthesis output. The implementation tools then re-place and re-route the changed Logic Group (within its assigned area), while the unchanged Logic Groups are guided from a previous implementation. By guiding the unchanged Logic Groups, the performance in those Logic Groups is preserved, and place-and-route run times are decreased. This saves designers valuable time when debugging a design.



### **[XAPP419 What is the Pinout Area Constraints Editor \(PACE\) v1.0 \(10/28/02\)](#)**

This application note discusses the fundamental flows of the Pinout Area Constraints Editor (PACE) tool. The PACE tool was created to simplify constraining tasks that are performed relatively early in the design process: I/O Pin assignment and Area Group creation. Widespread PACE usage is anticipated, especially for I/O Pin assignment, as all users must perform this task for every design. Rapidly increasing package sizes and I/O counts make PACE a particularly vital tool.

### **[XAPP422 Using 5.1i Floorplanner to Create RPMs v1.0 \(12/03/02\)](#)**

Relationally Placed Macros, RPMs, are used frequently in designs that have predefined modules or specific elements need to be placed in such a way to get highly predictable timing. Floorplanner is a GUI-based tool that allows one to view their design and make changes to the placement. In Foundation™ ISE 5.1i, Xilinx has provided the option of using Floorplanner's MacroBuilder capability to create RPMs from smaller designs and use them as building blocks. This application note explains the steps to create, instantiate, and implement a design with an RPM that was created in Floorplanner.

### **[XAPP425 Optimizing Solder Reflow Process for Xilinx BGA Packages v1.0 \(12/09/02\)](#)**

The primary purpose of solder reflow process is to wet the surfaces to be joined to form a strong metallurgical bond between the component and the PC board. While the fundamentals of solder reflow process is the same for most applications, careful considerations must be taken for some of the larger and heavier BGA packages. One of the most significant variables that can affect the package warpage is the solder reflow process. This application note discusses the details of the solder reflow process and provides guidelines on profiling to achieve successful reflow of BGA components.

### **[XAPP426 Implementing Xilinx Flip Chip BGA Packages v1.0 \(12/09/02\)](#)**

Xilinx flip chip BGA package is the latest package offering for Xilinx high-performance FPGA products. Unlike traditional packaging in which the die is attached to the substrate face up and the connection is made by using wire, the solder bumped die in flip chip BGA is flipped over and placed face down, with the conductive bumps connecting directly to the matching metal pads on the laminate substrate.

### **[XAPP427 Xilinx Lead Free Packages v1.0 \(12/09/02\)](#)**

Since the beginning of 2001, Xilinx has been proactively working with our suppliers, customers, and various industry consortia to understand, develop and qualify suitable material sets and processes for lead free applications. Our initiative to develop lead free packaging solutions is in a response to possible legislative mandates to ban lead from electronic products and to meet the growing needs of our valued customers to supply environmentally friendly products.

### **[XAPP450 Power-On Current Requirements for the Spartan-II and Spartan-IIe Families v1.0 \(11/15/01\)](#)**

FPGAs require a minimum supply current in order to power on. This application note explains the nature of the current, the implications of the power-on current specifications, and the major factors that influence the current. Board-level considerations and regulator selection follow. The last section introduces an approach to FPGA power-on in the presence of an over-current protection circuit.

### **[XAPP451 Power-Assist Circuits for the Spartan-II and Spartan-IIe Families v1.0 \(11/15/01\)](#)**

FPGAs require a minimum supply current in order to power on. For many applications, power supplies selected to cover operating current requirements can readily source enough instantaneous current to satisfy the power-on current requirement. For other applications, there may be a strict limit on the available supply current. The addition of a large capacitor and a few other passive components permit power-on with less supply current than the power-on specification requires. This application note presents a number of these "power-assist" solutions.

### **[XAPP500 J Drive: In-System Programming of IEEE Standard 1532 Devices v1.1 \(01/17/01\)](#)**

The J Drive programming engine provides immediate and direct in-system configuration (ISC) support for IEEE Standard 1532 programmable logic devices (PLDs). To configure an in-system device, the programming engine uses the configuration algorithm information from a 1532 Boundary Scan Description Language (BSDL) file to apply configuration data from the 1532 data file through the IEEE Standard 1149.1 test access port (TAP). The J Drive executable, source code, and a programming example are available in a download package from the Xilinx website. The J Drive programming engine can be used for the following Xilinx families: XC18V00, XC9500XL, XC9500XV, Virtex, and Virtex-E.

### **[XAPP501 Configuration Quick Start Guidelines v1.2 \(08/02/01\)](#)**

This application note discusses the configuration and programming options for Xilinx Complex Programmable Logic Device (CPLD), Field Programmable Gate Array (FPGA), and PROM families and demonstrates some of the most popular configuration methods used for each family. This document includes configuration quick start guidelines for the Virtex, Spartan, XPLA3, XC9500, XC17S00, and XC18V00 families.

### **[XAPP502 Using a Microprocessor to Configure Xilinx FPGAs via Slave Serial or SelectMAP Mode v1.4 \(11/13/02\)](#)**

With embedded systems becoming more popular, many designers want to reduce their component count and increase flexibility. To accomplish both of these goals, a microprocessor can be used to configure an FPGA. This application note

provides a thorough discussion of FPGA con-figuration, covering Virtex™, Virtex-E, Virtex-EM, Virtex-II, Spartan™-II, and Spartan-IIe devices. Also, this application note presents a system-level model using a Xilinx Complex Programmable Logic Device (CPLD) to implement an interface to the FPGA configuration pins. C code is included to illustrate an example application using either Slave Serial or SelectMAP mode. CPLD design files are included to illustrate a possible synchronous interface between the processor and the FPGA.

#### **[XAPP503 SVF and XSVF File Formats for Xilinx Devices v1.0 \(04/17/02\) v1.1 \(01/08/02\)](#)**

This application note provides users with a general understanding of the SVF and XSVF file formats as they apply to Xilinx devices. Some familiarity with IEEE STD 1149.1 (JTAG) is assumed. For information on using Serial Vector Format (SVF) and Xilinx Serial Vector Format (XSVF) files in embedded programming applications, refer to application note XAPP058.

#### **[XAPP606 XGMII Using the DDR Registers, DCM, and SelectI/O Features in Virtex-II Devices v1.1 \(07/10/02\)](#)**

The DDR, DCM, and SelectI/O™ features of the Virtex™-II architecture make it ideal for use in applications such as the IEEE Draft P802.3ae/D3.1, 10-Gigabit Media Independent Interface (XGMII). The Digital Clock Manager (DCM) provides the Delay Locked Loop (DLL) and Digital Phase Shift (DFS) functions. The Input/Output Blocks (IOBs) provide both input and output Double-Data Rate (DDR) registers. The SelectI/O feature provides the High-Speed Transceiver Logic Class I (HSTL\_I) bus standard required for XGMII. This application note describes an interface design to XGMII. This reference design is fully synthesizable, has a flexible pinout and achieves the 156.25 MHz DDR (312.5 MHz switching) performance with automatic place and route tools.

#### **[XAPP607 Virtex-II Connection to a High-Speed Serial Device \(TLK2501\) v1.0 \(04/17/02\)](#)**

This application note shows how to interface an external high-speed serial communications device to a Xilinx Virtex™-II FPGA. It also shows how the hardware inside the FPGA can be designed by means of a working example.

#### **[XAPP608 DDR SDRAM DIMM Interface for Virtex-II Devices v1.1 \(11/05/02\)](#)**

This application note describes the Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM) Dual In-line Memory Module (DIMM) controller. This controller is implemented in a Virtex™-II device and is part of a system design with the Universal Serial Bus (USB 2.0) as the user interface. The DDR SDRAM DIMM used in this reference design is the Micron, Inc., 256-MB MT16VDDT3264A.

#### **[XAPP610 Video Compression Using DCT v1.2 \(04/24/02\)](#)**

This application note describes a two-dimensional Discrete Cosine Transform (2D DCT) function implemented on a Xilinx FPGA. The reference design file provides behavioral code for implementation on any Xilinx device. Some advantages of the module include the ability to parametrize the DCT function and to guarantee performance. The code can be further optimized by instantiating embedded adders and multipliers when targeting the Virtex™-II series of FPGAs. After an initial latency of 92 clock cycles, one 2D-DCT value is output at every clock.

#### **[XAPP611 Video Compression Using IDCT v1.1 \(06/25/02\)](#)**

This application note describes a two-dimensional Inverse Discrete Cosine Transform (2D IDCT) function implemented on a Xilinx FPGA. The reference design file provides behavioral code for implementation on any Xilinx device. Some advantages of the module include the ability to parametrize the IDCT function and to guarantee performance. The code can be further optimized by instantiating embedded adders and multipliers when targeting the Virtex™-II series of FPGAs. After an initial latency of 84 clock cycles, one IDCT value is output at every clock. A "Video Compression Using DCT" application note (XAPP610) covers DCT compression.

#### **[XAPP622 644-MHz SDR LVDS Transmitter/Receiver v1.2 \(07/02/02\)](#)**

This application note describes single data rate (SDR) transmitter and receiver interfaces operating at up to 644 MHz, using 17 Low-Voltage Differential Signaling (LVDS) pairs (one clock and 16 data channels), implemented in a Virtex™-II FPGA. The accompanying reference design files include an example implementation targeting a Virtex-II XC2V3000-FF1152 -5 speed grade device. The design is implemented as an EDIF netlist with embedded location and routing constraints, VHDL and Verilog simulation, and synthesis template files.

#### **[XAPP623 Power Distribution System \(PDS\) Design: Using Bypass/Decoupling Capacitors v1.0 \(08/08/02\)](#)**

This application note covers the principles of power distribution systems and bypass or decoupling capacitors. A step-by-step process is described where a power distribution system can be designed and verified. The final section discusses additional sources of power supply noise and provides resolutions.

#### **[XAPP625 SDI: Video Standard Detector and Flywheel Decoder v1.0 \(03/12/02\)](#)**

The SMPTE 259M Serial Digital Interface (SDI) standard describes how to transport standard-definition digital video serially over video coax cable. SDI is commonly used as the video transportation backbone of most broadcast studios and video production centers. This application note describes implementations of a video standard detector and a flywheel video decoder, suitable for use with Xilinx FPGAs.

### [XAPP626 High-Speed Interface with a Velio SerDes v1.1 \(04/30/02\)](#)

This application note describes the design of an interface between a Xilinx Virtex™-II FPGA and a Velio Communications SerDes device. The reference design specifically uses a Velio VC1003 and a Xilinx XC2V1000 FPGA.

### [XAPP628 Interfacing with the IDT TeraSync FIFO v1.0 \(12/04/02\)](#)

The Virtex™-II series of FPGAs provide access and interface to a variety of on-chip and off-chip devices. In addition to the on-chip distributed RAM and block RAM features, Virtex-II FPGAs can interface to a variety of external high-speed memory devices. The combination of the high-speed selectable I/O resources and on-chip Digital Clock Manager (DCM) circuits enable a high-bandwidth interface to a high-speed, high-density FIFO. This application note presents an overview of a general interface between an IDT TeraSync™ FIFO and the Virtex-II FPGA.

### [XAPP629 Interfacing the IDT 3.3V Multi-Queue FIFO to a Virtex-II FPGA v1.0 \(09/11/02\)](#)

The Virtex™-II series of FPGAs provide access and interface to a variety of memory resources, both off and on the FPGA. In addition to the on-chip distributed RAM and block RAM features, Virtex-II FPGAs interface to a variety of external high-speed memory devices. One such device is the new Multi-Queue™ FIFO family, a powerful new memory architecture manufactured by Integrated Device Technology (IDT™).

### [XAPP632 Programming an FPGA via E-mail v1.0 \(05/13/02\)](#)

This application note describes the process to program and reprogram an FPGA through an intranet or Internet connection. Many variations to this theme are possible. The example application is a theoretical external controller with the intent on making readers aware of the capabilities. Modules of the example applications have been hardware and software tested; this application note is the sum of all tested design parts.

### [XAPP634 Analog Devices TigerSHARC Link v1.0 \(06/21/02\)](#)

This application note describes a full-featured transmitter/receiver macro that can communicate with Spartan™-II, Spartan-IIE, Virtex™, Virtex-E, Virtex-II, and Virtex-II Pro™ FPGA families via the Analog Devices ADSP-TS101S TigerSHARC™ link-port function.

### [XAPP636 Optimal Pipelining of the I/O Ports of Virtex-II Multipliers v1.1 \(11/04/02\)](#)

This application note describes a high-speed, optimized implementation of a Virtex-II pipelined multiplier primitive (MULT18X18 and MULT18X18S) implemented in VHDL and Verilog.

### [XAPP637 Color Space Converter: R'G'B' to Y'CbCr v1.0 \(09/12/02\)](#)

This application note describes the implementation of R'G'B' Color Space to Y'CbCr Color Space conversion necessary in many video designs. The tick marks on red, green, blue, and Luma, assume the components are in the gamma corrected space. No gamma correction is applied to color difference signals Cr and Cb.

### [XAPP639 HyperTransport Lite Interface for Virtex-II FPGAs v1.0 \(01/07/03\)](#)

HyperTransport is a high-speed bus designed to move data from processors to peripherals at speeds up to 60 times faster than a 32-bit PCI bus operating at 66 MHz. The HyperTransport bus provides this performance enhancement while remaining compatible with PCI. A minimal version of the HyperTransport protocol called HyperTransport Lite has been developed and is described in this application note. The reference design is implemented in a Virtex™-II device and can run at a frequency of up to 400 MHz.

### [XAPP640 Timing Constraints for Virtex-II Pro Designs v1.0 \(01/14/03\)](#)

This application note discusses the usage of timing constraints in a Virtex-II Pro™ design with the PowerPC 405™ (PPC405) processor. The interaction of the timing constraints with the PPC405, Processor Local Bus (PLB), On-Chip Peripheral Bus (OPB), and Rocket I/O transceiver are described. The interactions are specified by the clock ratio between the busses and the designs processor block. The clock ratios between the PPC405 and PLB, and the PLB to the OPB are also discussed. A reference design is used to show the exact syntax of the timing constraints and Timing Analyzer results. The reference design includes the PPC405, a Rocket I/O transceiver component, several PLB components, and several OPB components. User's knowledge of basic timing and constraints, and the Virtex-II Pro architecture is assumed.

### [XAPP642 Relocating Code and Data for Embedded Systems v1.0 \(10/21/02\)](#)

This application note describes a method for building a ROM firmware image residing in one location of memory and executing from/in another location. The examples given in this application note use the widely available GNU tools targeted for the PowerPC™ processor.

### [XAPP644 Timing Constraints for Virtex-II Pro Designs v1.0 \(07/30/02\)](#)

This application note compares the performance trade-offs of the IBM® PowerPC™ 405 Processor Local Bus and On-Chip Memory interfaces. The packet processing software application and a modified version of the "Embedded Reference System," both from the Virtex-II Pro™ Platform FPGA Developer's Kit (V2PDK), are used for demonstration and analysis purposes. Modifications to the linker script permit the application software instruction and data areas to be in either OCM- or PLB-attached memory. Large-scale trends (macro) are evaluated, and the details of the interfaces (micro) are examined as well.

### [XAPP646 Connecting Virtex-II Devices to a 3.3V/5V PCI Bus v1.2 \(08/08/02\)](#)

This application note describes how to connect Virtex™-II and Virtex-II Pro™ devices to 3.3V or 5V PCI buses. The design responds to customer demand for a general solution for applications with a Virtex-II device and a 5V PCI bus, as well as for applications with a Virtex-II Pro device and a 3.3V or 5V PCI bus.

### [XAPP649 16-bit to 20-bit Rate Conversion in the Virtex-II Pro Family v1.1 \(05/14/02\)](#)

This application note targets Virtex-II Pro™ designs where there is a requirement to directly use the RocketIO™ transceivers in 16-bit mode. Use this reference design when 8b/10b data encoding is not required and the output frequency needs to be 16 times the system frequency. This design has been successfully simulated and an update will be available when actually implemented in Virtex-II Pro silicon.

### [XAPP651 SONET and OTN Scramblers/Descramblers v1.1 \(11/15/02\)](#)

This application note examines the design of scramblers for use with Synchronous Optical Networks (SONET) and Optical Transport Network (OTN) designs using the Virtex™ series of FPGAs. The scrambler function for Synchronous Digital Hierarchy (SDH) is the same as that for SONET.

### [XAPP652 Word Alignment and SONET/SDH Deframing v1.0 \(11/15/02\)](#)

This application note describes the logic to perform basic word alignment and deframing specifically for SONET/SDH systems, where data is being processed at 16-bits or 64-bits per clock cycle.

### [XAPP653 Virtex-II Pro 3.3V PCI Reference Design v1.0 \(06/17/02\)](#)

This application note describes the Virtex-II Pro™ 3.3V PCI solution.

### [XAPP655 Mixed-Version IP Router \(MIR\) v1.0 \(11/19/02\)](#)

This application note describes a reference design for a mixed-version IP router (MIR) servicing up to four gigabit Ethernet ports. MIRs are useful where several gigabit Ethernet networks are operating with a mixture of IPv4 and IPv6 hosts and routers attached directly to the networks, and further nodes reached via the routers. A particular benefit of an approach based on the Virtex-II Pro™ family is that the router's functions can evolve smoothly, maintaining router performance as the organization migrates from IPv4 to IPv6 internally, and also as the Internet migrates externally.

### [XAPP657 Virtex-II Pro RAID-5 Parity and Data Regeneration Controller v1.0 \(08/15/02\)](#)

Data regeneration is an important function in RAID controllers and is best performed by dedicated hardware under the control of a microprocessor. The Virtex-II Pro™ FPGA can perform both the hardware and software functions required for a RAID parity generator and data regeneration controller. This reference design uses burst mode SYNCBURST™ SRAM memory accesses and an internal block SelectRAM+™ memory to provide an extremely efficient hardware design in a Virtex-II Pro FPGA.

### [XAPP659 Using 3.3V I/Os in a Virtex-II Pro Design v1.2 \(01/07/03\)](#)

This application note describes how to interface 3.3V I/O in a Virtex-II Pro™ system design. Topics include using the LVDCI\_33 I/O standard to interface to LVCMOS or LVTTTL external interfaces, Peripheral Component Interface (PCI) bus interface solutions, device configuration, and other board level design techniques.

### [XAPP660 Partial Reconfiguration of RocketIO Pre-emphasis and Differential Swing Control Attributes v1.0 \(01/13/03\)](#)

This application note describes a pre-engineered solution for Virtex-II Pro devices using the IBM PowerPC™ 405 core to perform a partial reconfiguration of the RocketIO™ Multi-gigabit Transceivers (MGTs) pre-emphasis and differential swing control attributes. This solution is ideal for applications where these attributes must be modified to optimize the MGT signal transmission for various system environments while leaving the rest of the FPGA design unchanged. The hardware and

software elements of this solution can be easily integrated into any Virtex-II Pro design. The associated reference design supports the following devices: XC2VP4, XC2VP7, XC2VP20, and XC2VP50.

#### **XAPP661 RocketIO Transceiver Bit-Error Rate Tester v1.0 (01/13/03)**

This application note describes the implementation of a RocketIO transceiver bit-error rate tester (BERT) reference design demonstrating a serial link (1.0 Gb/s to 3.125 Gb/s) between two RocketIO multi-gigabit transceivers (MGT) embedded in a single Virtex™-II Pro FPGA. To build a system, an IBM CoreConnect™ infrastructure connects the PowerPC™405 processor (PPC405) to external memory and other peripherals using the processor local bus (PLB) and device control register (DCR) buses. The reference design uses a two-channel Xilinx bit-error rate tester (XBERT) module for generating and verifying high-speed serial data transmitted and received by the RocketIO transceivers. The data to be transmitted is constructed using pseudo-random bit sequence (PRBS) patterns.

#### **XAPP662 In-Circuit Partial Reconfiguration of RocketIO Attributes v1.0 (01/13/03)**

This application note describes in-circuit partial reconfiguration of RocketIO™ transceiver attributes using the Virtex-II Pro™ internal configuration access port (ICAP). The solution uses a Virtex-II Pro device with an IBM PowerPC™ 405 (PPC405) processor to perform a partial reconfiguration of the RocketIO multi-gigabit transceivers (MGTs) pre-emphasis and differential swing control attributes. These attributes must be modified to optimize the MGT signal transmission prior to and after a system has been deployed in the field. This solution is also ideal for characterization, calibration, and system testing.

---

**[START HERE page](#)**