

### **XC4000E Electrical Specifications**

### **Definition of Terms**

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or device families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

**Unmarked:** Specifications not identified as either Advance or Preliminary are to be considered Final.

Except for pin-to-pin input and output parameters, the a.c. parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions.

All specifications subject to change without notice.

### **XC4000E DC Characteristics**

#### **Absolute Maximum Ratings**

Symbol	Description		Value	Units
V <sub>CC</sub>	Supply voltage relative to GND		-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage relative to GND (Note 1)	-0.5 to V <sub>CC</sub> +0.5	V	
V <sub>TS</sub>	Voltage applied to 3-state output (Note 1)	-0.5 to V <sub>CC</sub> +0.5	V	
T <sub>STG</sub>	Storage temperature (ambient)		-65 to +150	°C
T <sub>SOL</sub>	Maximum soldering temperature (10 s @ 1/16 in. = 1	.5 mm)	+260	°C
т	Junction Tomporature	Ceramic packages	+150	°C
TJ	Junction Temperature	Plastic packages	+125	°C

Note 1: Maximum DC excursion above V<sub>cc</sub> or below Ground must be limited to either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to V<sub>CC</sub> + 2.0 V, provided this over or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

#### **Recommended Operating Conditions**

Symbol	Description		Min	Max	Units
V <sub>CC</sub>	Supply voltage relative to GND, $T_J = -0 \degree C$ to +85°C	Commercial	4.75	5.25	V
	Supply voltage relative to GND, $T_J = -40^{\circ}C$ to $+100^{\circ}C$	Industrial	4.5	5.5	V
	Supply voltage relative to GND, $T_C = -55^{\circ}C$ to $+125^{\circ}C$	Military	4.5	5.5	V
M	High Lovel Input Veltage	TTL inputs	2.0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-Level Input Voltage	CMOS inputs	70%	100%	V <sub>CC</sub>
V		TTL inputs	0	0.8	V
$V_{IL}$	Low-Level Input Voltage	CMOS inputs	0	20%	V <sub>CC</sub>
T <sub>IN</sub>	Input signal transition time		250	ns	

Notes: At junction temperatures above those listed above, all delay parameters increase by 0.35% per °C. Input and output measurement thresholds for TTL are 1.5 V and for CMOS are 2.5 V.

### **DC Characteristics Over Operating Conditions**

Symbol	Description		Min	Max	Units
V <sub>OH</sub>	High-level output voltage @ I <sub>OH</sub> = -4.0mA, V <sub>CC</sub> min	TTL outputs	2.4		V
	High-level output voltage @ I <sub>OH</sub> = -1.0mA, V <sub>CC</sub> min	CMOS outputs	V <sub>CC</sub> -0.5		V
V <sub>OL</sub>	Low-level output voltage @ I <sub>OL</sub> = 12.0mA, V <sub>CC</sub> min	TTL outputs		0.4	V
	(Note 1)	CMOS outputs		0.4	V
I <sub>CCO</sub>	Quiescent FPGA supply current (Note 2)	Commercial		3.0	mA
		Industrial		6.0	mA
		Military		6.0	mA
۱L	Input or output leakage current	-	-10	+10	μΑ
CIN	Input capacitance (sample tested)	PQFP and MQFP		10	pF
		packages			
		Other packages		16	pF
I <sub>RIN*</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V (sample teste	-0.02	-0.25	mA	
I <sub>RLL*</sub>	Horizontal Longline pull-up (when selected) @ logic Lo	0.2	2.5	mA	

With 50% of the outputs simultaneously sinking 12mA, up to a maximum of 64 pins. Notes:

With no output current loads, no active input or Longline pull-up resistors, all package pins at Vcc or GND, and the FPGA configured with a Development system Tie option. \*Characterized Only.

## **XC4000E Switching Characteristics**

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

	S	Speed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
From pad through	T <sub>PG</sub>	XC4003E	7.0	4.7	4.0	3.5	ns
Primary buffer,	_	XC4005E	7.0	4.7	4.3	3.8	ns
to any clock K		XC4006E	7.5	5.3	5.2	4.6	ns
		XC4008E	8.0	6.1	5.2	4.6	ns
		XC4010E	11.0	6.3	5.4	4.8	ns
		XC4013E	11.5	6.8	5.8	5.2	ns
		XC4020E	12.0	7.0	6.4	6.0	ns
		XC4025E	12.5	7.2	6.9	_	ns
From pad through	T <sub>SG</sub>	XC4003E	7.5	5.2	4.4	4.0	ns
Secondary buffer,		XC4005E	7.5	5.2	4.7	4.3	ns
to any clock K		XC4006E	8.0	5.8	5.6	5.1	ns
		XC4008E	8.5	6.6	5.6	5.1	ns
		XC4010E	11.5	6.8	5.8	5.3	ns
		XC4013E	12.0	7.3	6.2	5.7	ns
		XC4020E	12.5	7.5	6.7	6.5	ns
		XC4025E	13.0	7.7	7.2	_	ns

### **Global Buffer Switching Characteristic Guidelines**

### Horizontal Longline Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted. The following guidelines reflect worst-case values over the recommended operating conditions.

	Sp	eed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
TBUF driving a Horizontal Longline (LL):		II					
I going High or Low to LL going High or Low, while T is Low. Buffer is constantly active. (Note1)	T <sub>IO1</sub>	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	5.0 5.0 6.0 7.0 8.0 9.0 10.0 11.0	4.2 5.0 5.9 6.3 6.4 7.2 8.2 9.1	3.4 4.0 4.7 5.0 5.1 5.7 7.3 7.3	2.9 3.4 4.0 4.3 4.4 4.9 5.6 -	ns ns ns ns ns ns ns ns
I going Low to LL going from resistive pull-up High to active Low. TBUF configured as open-drain. (Note1)	T <sub>IO2</sub>	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	5.0 6.0 7.8 8.1 10.5 11.0 12.0 12.0	4.2 5.3 6.4 6.8 6.9 7.7 8.7 9.6	3.6 4.5 5.4 5.8 5.9 6.5 8.7 9.6	3.1 3.8 4.6 4.9 5.0 5.5 7.4	ns ns ns ns ns ns ns ns ns
T going Low to LL going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low. (Note1)	T <sub>ON</sub>	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	5.5 7.0 7.5 8.0 8.5 8.7 11.0 11.0	4.6 6.0 6.7 7.1 7.3 7.5 8.4 8.4	3.9 5.7 5.7 6.0 6.2 7.0 7.1 7.1	3.5 4.7 4.9 5.2 5.4 6.2 6.3 -	ns ns ns ns ns ns ns ns ns
T going High to TBUF going inactive, not driving LL	T <sub>OFF</sub>	All devices	1.8	1.5	1.3	1.1	ns
T going High to LL going from Low to High, pulled up by a single resistor. (Note 1)	T <sub>PUS</sub>	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	20.0 23.0 25.0 27.0 29.0 32.0 35.0 42.0	14.0 16.0 18.0 20.0 22.0 26.0 32.5 39.1	14.0 16.0 18.0 20.0 22.0 26.0 32.5 39.1	12.0 14.0 16.0 18.0 21.0 26.0 -	ns ns ns ns ns ns ns ns ns
T going High to LL going from Low to High, pulled up by two resistors. (Note1)	T <sub>PUF</sub>	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	9.0 10.0 11.5 12.5 13.5 15.0 16.0 18.0	7.0 8.0 9.0 10.0 11.0 13.0 14.8 16.5	6.0 6.8 7.7 8.5 9.4 11.7 14.8 16.5	5.4 5.8 6.5 7.5 8.0 9.4 10.5 -	ns ns ns ns ns ns ns ns ns

Note 1: These values include a minimum load. Use the static timing analyzer to determine the delay for each destination.

#### Wide Decoder Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted. The following guidelines reflect worst-case values over the recommended operating conditions.

	S	Speed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
Full length, both pull-ups,	T <sub>WAF</sub>	XC4003E	9.2	5.0	5.0	4.3	ns
inputs from IOB I-pins		XC4005E	9.5	6.0	6.0	5.1	ns
		XC4006E	12.0	7.0	7.0	6.0	ns
		XC4008E	12.5	8.0	8.0	6.5	ns
		XC4010E	15.0	9.0	9.0	7.5	ns
		XC4013E	16.0	11.0	11.0	8.6	ns
		XC4020E	17.0	13.9	13.9	10.1	ns
		XC4025E	18.0	16.9	16.9	_	ns
Full length, both pull-ups,	T <sub>WAFL</sub>	XC4003E	12.0	7.0	7.0	5.5	ns
inputs from internal logic		XC4005E	12.5	8.0	8.0	6.4	ns
		XC4006E	14.0	9.0	9.0	7.0	ns
		XC4008E	16.0	10.0	10.0	7.5	ns
		XC4010E	18.0	11.0	11.0	8.5	ns
		XC4013E	19.0	13.0	13.0	10.0	ns
		XC4020E	20.0	15.5	15.5	11.8	ns
		XC4025E	21.0	18.9	18.9	_	ns
Half length, one pull-up,	T <sub>WAO</sub>	XC4003E	10.5	6.0	6.0	5.1	ns
inputs from IOB I-pins		XC4005E	10.5	7.0	7.0	6.0	ns
		XC4006E	13.5	8.0	8.0	6.5	ns
		XC4008E	14.0	9.0	9.0	7.0	ns
		XC4010E	16.0	10.0	10.0	7.5	ns
		XC4013E	17.0	12.0	12.0	10.0	ns
		XC4020E	18.0	15.0	15.0	11.8	ns
		XC4025E	19.0	17.6	17.6	-	ns
Half length, one pull-up,	T <sub>WAOL</sub>	XC4003E	12.0	8.0	8.0	6.0	ns
inputs from internal logic		XC4005E	12.5	9.0	9.0	7.0	ns
		XC4006E	14.0	10.0	10.0	7.6	ns
		XC4008E	16.0	11.0	11.0	8.4	ns
		XC4010E	18.0	12.0	12.0	9.2	ns
		XC4013E	19.0	14.0	14.0	10.8	ns
		XC4020E	20.0	16.8	16.8	12.6	ns
		XC4025E	21.0	19.6	19.6		ns

Note 1: These delays are specified from the decoder input to the decoder output.

Note 2: Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pullups are used.

## **XC4000E CLB Characteristics Guidelines**

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted

### **CLB Switching Characteristics Guidelines**

Speed Grade	)	-	4	-	3	-	2	-	1	Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delays				1			L			
F/G inputs to X/Y outputs	T <sub>ILO</sub>		2.7		2.0		1.6		1.3	ns
F/G inputs via H to X/Y outputs	TIHO		4.7		4.3		2.7		2.2	ns
C inputs via SR through H to X/Y outputs	T <sub>HH0O</sub>		4.1		3.3		2.4		1.9	ns
C inputs via H to X/Y outputs	T <sub>HH1O</sub>		3.7		3.6		2.2		1.6	ns
C inputs via DIN through H to X/Y outputs	T <sub>HH2O</sub>		4.5		3.6		2.6		1.9	ns
CLB Fast Carry Logic										
Operand inputs (F1, F2, G1, G4) to COUT	T <sub>OPCY</sub>		3.2		2.6		2.1		1.7	ns
Add/Subtract input (F3) to COUT	T <sub>ASCY</sub>		5.5		4.4		3.7		2.5	ns
Initialization inputs (F1, F3) to COUT	TINCY		1.7		1.7		1.4		1.2	ns
CIN through function generators to	T <sub>SUM</sub>		3.8		3.3		2.6		1.8	ns
X/Y outputs										
CIN to COUT, bypass function generators	T <sub>BYP</sub>		1.0		0.7		0.6		0.5	ns
Sequential Delays					•					
Clock K to outputs Q	Т <sub>СКО</sub>		3.7		2.8		2.8		1.9	ns
Setup Time before Clock K										
F/G inputs	Т <sub>ІСК</sub>	4.0		3.0		2.4		1.8		ns
F/G inputs via H	TIHCK	6.1		4.6		3.9		2.8		ns
C inputs via H0 through H	T <sub>HH0CK</sub>	4.5		3.6		3.5		2.4		ns
C inputs via H1 through H	T <sub>HH1CK</sub>	5.0		4.1		3.3		2.1		ns
C inputs via H2 through H	T <sub>HH2CK</sub>	4.8		3.8		3.7		2.5		ns
C inputs via DIN	T <sub>DICK</sub>	3.0		2.4		2.0		1.0		ns
C inputs via EC	T <sub>ECCK</sub>	4.0		3.0		2.6		2.0		ns
C inputs via S/R, going Low (inactive)	T <sub>RCK</sub>	4.2		4.0		4.0		1.5		ns
C <sub>IN</sub> input via F/G	Тсск	2.5		2.1						ns
C <sub>IN</sub> input via F/G and H	Тснск	4.2		3.5						ns

## XC4000E CLB Characteristics Guidelines (Continued)

Speed Grad	de	-	4	-	3	-	2	-	1	Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Hold Time after Clock K										
F/G inputs	Т <sub>СКІ</sub>	0		0		0		0		ns
F/G inputs via H	T <sub>CKIH</sub>	0		0		0		0		ns
C inputs via H0 through H	T <sub>CKHH0</sub>	0		0		0		0		ns
C inputs via H1 through H	T <sub>CKHH1</sub>	0		0		0		0		ns
C inputs via H2 through H	T <sub>CKHH2</sub>	0		0		0		0		ns
C inputs via DIN	T <sub>CKDI</sub>	0		0		0		0		ns
C inputs via EC	T <sub>CKEC</sub>	0		0		0		0		ns
C inputs via SR, going Low (inactive)	T <sub>CKR</sub>	0		0		0		0		ns
Clock										
Clock High time	Т <sub>СН</sub>	4.5		4.0		4.0		3.0		ns
Clock Low time	T <sub>CL</sub>	4.5		4.0		4.0		3.0		ns
Set/Reset Direct										
Width (High)	T <sub>RPW</sub>	5.5		4.0		4.0		3.0		ns
Delay from C inputs via S/R, going High to Q	T <sub>RIO</sub>		6.5		4.0		4.0		3.0	ns
Master Set/Reset (Note 1)										
Width (High or Low)	T <sub>MRW</sub>	13.0		11.5		11.5		10.0		ns
Delay from Global Set/Reset net to Q	T <sub>MRQ</sub>		23.0		18.7		17.4		15.0	ns
Global Set/Reset inactive to first	T <sub>MRK</sub>									
active clock K edge										
Toggle Frequency (Note 2)	F <sub>TOG</sub>		111		125		125		166	MHz

Note 1: Timing is based on the XC4005E. For other devices see the static timing analyzer.

Note 2: Export Control Max. flip-flop toggle rate.

### CLB Edge-Triggered (Synchronous) RAM Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

Single Port RAM	Spee	d Grade	-	4	-	3	-	2	-	1	Units
	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation								•			
Address write cycle time (clock K period)	16x2 32x1	T <sub>WCS</sub> T <sub>WCTS</sub>	15.0 15.0		14.4 14.4		11.6 11.6		8.0 8.0		ns ns
Clock K pulse width (active edge)	16x2 32x1	T <sub>WPS</sub> T <sub>WPTS</sub>	7.5 7.5	1 ms 1 ms	7.2 7.2	1 ms 1 ms	5.8 5.8	1 ms 1 ms	4.0 4.0		ns ns
Address setup time before clock K	16x2 32x1	T <sub>ASS</sub> T <sub>ASTS</sub>	2.8 2.8		2.4 2.4		2.0 2.0		1.5 1.5		ns ns
Address hold time after clock K	16x2 32x1	T <sub>AHS</sub> T <sub>AHTS</sub>	0 0		0 0		0 0		0 0		ns ns
DIN setup time before clock K	16x2 32x1	T <sub>DSS</sub> T <sub>DSTS</sub>	3.5 2.5		3.2 1.9		2.7 1.7		1.5 1.5		ns ns
DIN hold time after clock K	16x2 32x1	T <sub>DHS</sub> T <sub>DHTS</sub>	0 0		0 0		0 0		0 0		ns ns
WE setup time before clock K	16x2 32x1	T <sub>WSS</sub> T <sub>WSTS</sub>	2.2 2.2		2.0 2.0		1.6 1.6		1.5 1.5		ns ns
WE hold time after clock K	16x2 32x1	T <sub>WHS</sub> T <sub>WHTS</sub>	0 0		0 0		0 0		0 0		ns ns
Data valid after clock K	16x2 32x1	T <sub>WOS</sub> T <sub>WOTS</sub>		10.3 11.6		8.8 10.3		7.9 9.3		6.5 7.0	ns ns


Note 1: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.


Note 2: Applicable Read timing specifications are identical to Level-Sensitive Read timing.

Dual-Port RAM	Spee	ed Grade	-4		-3		-2		-1		Units
	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation							<u></u>				
Address write cycle time (clock K period)	16x1	T <sub>WCDS</sub>	15.0		14.4		11.6		8.0		ns
Clock K pulse width (active edge)	16x1	T <sub>WPDS</sub>	7.5	1 ms	7.2	1 ms	5.8	1 ms	4.0		ns
Address setup time before clock K	16x1	T <sub>ASDS</sub>	2.8		2.5		2.1		1.5		ns
Address hold time after clock K	16x1	T <sub>AHDS</sub>	0		0		0		0		ns
DIN setup time before clock K	16x1	T <sub>DSDS</sub>	2.2		2.5		1.6		1.5		ns
DIN hold time after clock K	16x1	T <sub>DHDS</sub>	0		0		0		0		ns
WE setup time before clock K	16x1	T <sub>WSDS</sub>	2.2		1.8		1.6		1.5		ns
WE hold time after clock K	16x1	T <sub>WHDS</sub>	0.3		0		0		0		ns
Data valid after clock K	16x1	T <sub>WODS</sub>		10.0		7.8		7.0		6.5	ns

Note: Applicable Read timing specifications are identical to Level-Sensitive Read timing

## CLB RAM Synchronous (Edge-Triggered) Write Timing Waveforms





**Single Port** 

**Dual Port** 


### CLB Level-Sensitive RAM Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

	Spe	eed Grade	-	4	-	3	-	2	-	1	Unite
Description	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation		ļ		1	1	<u> </u>					
Address write cycle time	16x2 32x1	T <sub>WC</sub> T <sub>WCT</sub>	8.0 8.0		8.0 8.0		8.0 8.0		8.0 8.0		ns ns
Write Enable pulse width (High)	16x2 32x1	T <sub>WP</sub> T <sub>WPT</sub>	4.0 4.0		4.0 4.0		4.0 4.0		4.0 4.0		ns ns
Address setup time before WE	16x2 32x1	T <sub>AS</sub> T <sub>AST</sub>	2.0 2.0		2.0 2.0		2.0 2.0		2.0 2.0		ns ns
Address hold time after end of WE	16x2 32x1	T <sub>AH</sub> T <sub>AHT</sub>	2.5 2.0		2.0 2.0		2.0 2.0		2.0 2.0		ns ns
DIN setup time before end of WE	16x2 32x1	T <sub>DS</sub> T <sub>DST</sub>	4.0 5.0		2.2 2.2		0.8 0.8		0.8 0.8		ns ns
DIN hold time after end of WE	16x2 32x1	T <sub>DH</sub> T <sub>DHT</sub>	2.0 2.0		2.0 2.0		2.0 2.0		2.0 2.0		ns ns
Read Operation	I	1		1	1						
Address read cycle time	16x2 32x1	T <sub>RC</sub> T <sub>RCT</sub>	4.5 6.5		3.1 5.5		2.6 3.8		2.6 3.8		ns ns
Data valid after address change (no Write Enable)	16x2 32x1	T <sub>ILO</sub> T <sub>IHO</sub>		2.7 4.7		1.8 3.2		1.6 2.7		1.6 2.7	ns ns
Read Operation, Clocking Data inte	o Flip-Fl	ор		1			<u> </u>				
Address setup time before clock K	16x2 32x1	Т <sub>ІСК</sub> Т <sub>ІНСК</sub>	4.0 6.1		3.0 4.6		2.4 3.9		2.4 3.9		ns ns
Read During Write		ļ		1	1		<u> </u>				
Data valid after WE goes active (DIN stable before WE)	16x2 32x1	T <sub>WO</sub> T <sub>WOT</sub>		10.0 12.0		6.0 7.3		4.9 5.6		4.9 5.6	ns ns
Data valid after DIN (DIN changes during WE)	16x2 32x1	T <sub>DO</sub> T <sub>DOT</sub>		9.0 11.0		6.6 7.6		5.8 6.2		5.8 6.2	ns ns
Read During Write, Clocking Data into Flip-Flop											
WE setup time before clock K	16x2 32x1	Т <sub>WCK</sub> Т <sub>WCKT</sub>	8.0 9.6		6.0 6.8		5.1 5.8		5.1 5.8		ns ns
Data setup time before clock K	16x2 32x1	Т <sub>DCK</sub> Т <sub>DCKT</sub>	7.0 8.0		5.2 6.2		4.4 5.3		4.4 5.3		ns ns

Note 1: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.

## **CLB Level-Sensitive RAM Timing Waveforms**



6

## XC4000E Guaranteed Input and Output Parameters (Pin-to-Pin, TTL I/O)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000E devices unless otherwise noted.

	Spe	ed Grade	-4	-3	-2	-1	Unite
Description	Symbol	Device					Units
Global Clock to Output	TICKOF	XC4003E	12.5	10.2	8.7	5.8	ns
(fast) using OFF	101101	XC4005E	14.0	10.7	9.1	6.2	ns
		XC4006E	14.5	10.7	9.1	6.4	ns
		XC4008E	15.0	10.8	9.2	6.6	ns
	(Max)	XC4010E	16.0	10.9	9.3	6.8	ns
		XC4013E	16.5	11.0	9.4	7.2	ns
Global Clock-to-Output Delay		XC4020E	17.0	11.0	10.2	7.4	ns
X3202		XC4025E	17.0	12.6	10.8	-	ns
Global Clock to Output	Т <sub>ІСКО</sub>	XC4003E	16.5	14.0	11.5	7.8	ns
(slew-limited) using OFF	ICICO	XC4005E	18.0	14.7	12.0	8.2	ns
		XC4006E	18.5	14.7	12.0	8.4	ns
		XC4008E	19.0	14.8	12.1	8.6	ns
T <sub>PG</sub> OFF	(Max)	XC4010E	20.0	14.9	12.2	8.8	ns
		XC4013E	20.5	15.0	12.8	9.2	ns
Global Clock-to-Output Delay		XC4020E	21.0	15.1	12.8	9.4	ns
X3202		XC4025E	21.0	15.3	13.0	_	ns
Input Setup Time, using IFF	T <sub>PSUF</sub>	XC4003E	2.5	2.3	2.3	1.5	ns
(no delay)	FSUF	XC4005E	2.0	1.2	1.2	0.8	ns
		XC4006E	1.9	1.0	1.0	0.6	ns
		XC4008E	1.4	0.6	0.6	0.2	ns
	(Min)	XC4010E	1.0	0.2	0.2	0	ns
Input Set - Up & T	. ,	XC4013E	0.5	0	0	0	ns
Hold Time		XC4020E	0	0	0	0	ns
		XC4025E	0	0	0	_	ns
Input Hold Time, using IFF	T <sub>PHF</sub>	XC4003E	4.0	4.0	4.0	1.5	ns
	'PHF	XC4005E	4.6	4.5	4.5	2.0	ns
(no delay)		XC4006E	5.0	4.7	4.7	2.0	ns
		XC4008E	6.0	5.1	5.1	2.5	ns
	(Min)	XC4010E	6.0	5.5	5.5	2.5	ns
Input Set - Up & Tec		XC4013E	7.0	6.5	5.5	3.0	ns
Hold 50 k		XC4020E	7.5	6.7	5.7	3.5	ns
		XC4025E	8.0	7.0	5.9	-	ns
Input Setup Time, using IFF	т	XC4003E	8.5	7.0	6.0	5.0	
	T <sub>PSU</sub>	XC4005E	8.5	7.0	6.0	5.0	ns ns
(with delay)		XC4005E	8.5	7.0	6.0	5.0	ns
		XC4008E	8.5	7.0	6.0	5.0	ns
	(Min)	XC4008L XC4010E	8.5	7.0	6.0	5.0	
Input Set - Up & Tec	(1111)	XC4010E XC4013E	8.5	7.0	6.0	5.0	ns
Hold		XC4013E XC4020E					ns
		XC4020E XC4025E	9.5 9.5	7.0 7.6	6.8 6.8	5.0	ns ns
	<b>-</b>						
Input Hold Time, using IFF	T <sub>PH</sub>	XC4003E	0	0	0	0	ns
(with delay)		XC4005E	0	0	0	0	ns
		XC4006E	0	0	0	0	ns
	(Min)	XC4008E	0	0	0	0	ns
Input Set - Up	(1111)	XC4010E	0	0	0	0	ns
A T		XC4013E	0	0	0	0	ns
Hold Time		XC4020E	0	0	0	0	ns
		XC4025E	0	0	0	-	ns

OFF = Output Flip-Flop, IFF = Input Flip-Flop or Latch

## **XC4000E IOB Input Switching Characteristic Guidelines**

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000E devices unless otherwise noted.

	Speed	d Grade	-	4	-	3	-3	2	-	1	Units
Description	Symbol	Device	Min	Max	Min	Max	Min	Max	Min	Max	Units
Propagation Delays (TTL Inputs)											
Pad to I1, I2											
Pad to I1, I2 via transparent	T <sub>PID</sub>	All devices		3.0		2.5		2.0		1.4	ns
latch, no delay											
with delay	T <sub>PLI</sub>	All devices		4.8		3.6		3.6		2.8	ns
	T <sub>PDLI</sub>	XC4003E		10.4		9.3		6.9		6.4	ns
		XC4005E		10.8		9.6		7.4		6.5	ns
		XC4006E		10.8		10.2		8.1		6.9	ns
		XC4008E		10.8		10.6		8.2		7.0	ns
		XC4010E		11.0		10.8		8.3		7.3	ns
		XC4013E		11.4		11.2		9.8		8.4	ns
		XC4020E		13.8		12.4		11.5 12.4		9.0	ns
Propagation Dalaya (CMOS Innuta)		XC4025E		13.8		13.7		12.4		_	ns
Propagation Delays (CMOS Inputs)	-							07		1.0	
Pad to 11, 12	T <sub>PIDC</sub>	All devices		5.5		4.1		3.7		1.9	ns
Pad to I1, I2 via transparent						6.8		6.2		2.2	
latch, no delay with delay	T <sub>PLIC</sub>	All devices XC4003E		8.8 16.5		0.8 12.4		6.2 11.0		3.3 6.9	ns
with delay	T <sub>PDLIC</sub>	XC4003E XC4005E		16.5		12.4		11.9		7.0	ns ns
		XC4005E XC4006E		16.8		13.4		12.1		7.4	ns
		XC4008E		17.3		13.8		12.4		7.4	ns
		XC4000E		17.5		14.0		12.6		7.8	ns
		XC4013E		18.0		14.4		13.0		9.0	ns
		XC4020E		20.8		15.6		14.0		9.5	ns
		XC4025E		20.8		15.6		14.0		_	ns
Propagation Delays								I			
Clock (IK) to I1, I2 (flip-flop)	T <sub>IKRI</sub>	All devices		5.6		2.8		2.8		2.7	ns
Clock (IK) to I1, I2											
(latch enable, active Low)	T <sub>IKLI</sub>	All devices		6.2		4.0		3.9		3.2	ns
Hold Times (Note 1)								1		1	
Pad to Clock (IK), no delay	T <sub>IKPI</sub>	All devices	0		0		0		0		ns
with delay	TIKPID	All devices	0		0		0		0		ns
Clock Enable (EC) to Clock (IK),											
no delay	T <sub>IKEC</sub>	All devices	1.5		1.5		0.9		0		ns
with delay	TIKECD	All devices	0		0		0		0		ns

Note 1: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

### **XC4000E IOB Input Switching Characteristic Guidelines (Continued)**

Speed Grade			-	4	-	3	-	2	-1		Units
on	Symbol	Device	Min	Max	Min	Max	Min	Max	Min	Max	Units
Inputs)					1	1					
no delay	T <sub>PICK</sub>	All devices	4.0		2.6		2.0		1.5		ns
with delay		XC4003E	10.9		8.2		6.0		4.8		ns
		XC4005E	10.9		8.7		6.1		5.1		ns
		XC4006E	10.9		9.2		6.2		5.8		ns
		XC4008E	11.1		9.6		6.3		5.8		ns
		XC4010E	11.3		9.8		6.4		6.0		ns
		XC4013E	11.8		10.2		7.9		7.6		ns
		XC4020E	14.0		11.4		9.4		8.2		ns
		XC4025E	14.0		11.4		10.0		-		ns
S Inputs)											
no delay	T <sub>PICKC</sub>	All devices	6.0		3.3		2.4		2.4		ns
with delay		XC4003E	12.0		8.8		6.9		5.3		ns
-		XC4005E	12.0		9.7		8.0		5.6		ns
		XC4006E	12.3		9.9		8.1		6.3		ns
		XC4008E	12.8		10.3		8.2		6.3		ns
		XC4010E	13.0		10.5		8.3		6.5		ns
		XC4013E	13.5		10.9		10.0		7.9		ns
		XC4020E	16.0		12.1		12.1		8.1		ns
		XC4025E	16.0		12.1		12.1		-		ns
							1				
to Clock											
	T <sub>ECIK</sub>	All devices	3.5		2.5		2.1		1.5		ns
		XC4003E	10.4		8.1		4.3		4.3		ns
		XC4005E	10.4		8.5		5.6		5.0		ns
		XC4006E	10.4		9.1		6.7		6.0		ns
		XC4008E	10.4		9.5		6.9		6.0		ns
		XC4010E	10.7		9.7		7.1		6.5		ns
		XC4013E	11.1		10.1		9.0		8.0		ns
		XC4020E	14.0		11.3		10.6		9.0		ns
		XC4025E	14.0		11.3		11.0		-		ns
Note 3)											
t	T <sub>RRI</sub>			12.0		7.8		6.8		6.8	ns
12											
	T <sub>MRW</sub>		13.0		11.5		11.5		10.0		ns
t active	T <sub>MRI</sub>										
	Inputs) no delay with delay S Inputs) no delay with delay o Clock	inSymbolInputs)Tno delay with delayTTTNo delay with delayTNo delay with delayTNote 3)TtT12TtTtT12TtTtTtT12TtTtTtTTTtTTTtTtTTTtTTTtT </td <td>Inputs)SymbolDeviceInputs)TPICK TPICKDAll devices XC4003E XC4005E XC4006E XC4008E XC4008E XC4010E XC4012E XC402EbS Inputs)TPICKC TPICKDCAll devices XC402Eb XC402Ebno delay with delayTPICKC TPICKDCAll devices XC4003E XC4003E XC4003E XC402Ebo ClockTECIK TECIKDAll devices XC4003E XC4003E XC4003E XC4003E XC4003E XC4003E XC4002EbtTECIK TECIKDAll devices XC402Eb XC402EbtTRCIK TECIKDAll devices XC402Eb XC402EbtTRCIK TECIKDAll devices XC402Eb XC402EbtTRCIK TRCIKDAll devices XC402Eb XC402EbtTRCIK TRCIKDAll devices XC402Eb XC402EbtTRCIK TRRI TMRIAll devices XC402EbtTRRI TMRW TMRIAll devices XC402Eb</br></br></br></br></br></br></td> <td>Inputs)SymbolDeviceMinInputs)<math>T_{PICK}</math> <math>T_{PICKD}</math>All devices4.0no delay with delay<math>T_{PICKD}</math> <math>T_{PICKD}</math>All devices4.0XC4003E10.9XC4005E10.9XC4006E10.9XC4008E11.1XC4010E11.3XC4013E11.8XC402E14.0XC4025E14.0XC402E14.0XC4025E12.0No delay with delay<math>T_{PICKC}</math> <math>PICKDC</math>All devices XC4003E6.0XC4003E12.0XC4003E12.0XC4006E12.3XC4003E12.0XC4005E13.0XC4003E12.0XC4001E13.0XC4003E13.0XC4010E13.0XC4013E13.5XC402E16.0XC4003E10.4XC4003E10.4XC4003E10.4XC4003E10.4XC4003E10.4XC4003E10.4XC4003E10.4XC4010E10.7XC4013E11.1XC402E10.4XC402E10.4XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0<td>nnSymbolDeviceMinMaxInputs)<math>T_{PICK}</math>All devices4.0<math>10.9</math><math>XC4003E</math><math>10.9</math><math>XC4005E</math><math>10.9</math><math>XC4005E</math><math>10.9</math><math>XC4005E</math><math>10.9</math><math>XC4005E</math><math>10.9</math><math>XC4005E</math><math>11.9</math><math>XC4005E</math><math>11.9</math><math>XC4003E</math><math>11.1</math><math>XC4003E</math><math>11.1</math><math>XC4003E</math><math>11.1</math><math>XC4003E</math><math>11.1</math><math>XC4013E</math><math>11.8</math><math>XC4002E</math><math>14.0</math><math>XC4002E</math><math>14.0</math><math>XC4002E</math><math>14.0</math><math>XC4002E</math><math>14.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math>&lt;</td><td>Symbol Device Min Max Min   Inputs) TPICK All devices 4.0 2.6   with delay TPICK All devices 4.0 8.2   XC4003E 10.9 8.7   XC4005E 10.9 9.2   XC4008E 11.1 9.6   XC4001E 11.3 9.8   XC4012E 11.8 10.2   XC402E 14.0 11.4   XC4003E 12.0 8.8   XC4005E 12.0 9.9   XC4005E 13.0 10.5   XC402E 13.0 10.2   XC402E 16.0</td><td><math display="block">\begin{array}{ c c c c c c }\hline \textbf{Nin} &amp; \textbf{Max} &amp; \textbf{Min} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} &amp; \textbf{Min} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; Max</math></td><td>Symbol Device Min Max Min Max Min   Inputs) TPICK All devices 4.0 2.6 2.0   with delay TPICKD All devices 10.9 8.7 6.1   XC4005E 10.9 9.2 6.2 6.0   XC4006E 11.9 9.6 6.3   XC4010E 11.3 9.8 6.4   XC4013E 11.8 10.2 7.9   XC402E 14.0 11.4 9.4   XC400E 12.0 8.8 6.9   YC400E 12.0 9.7 8.0   XC400E 12.0 9.9 8.1   XC400E 12.0 9.9 8.1   <t< td=""><td><math display="block">\begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td><td>Symbol Device Min Max M</td><td>nn Symbol Device Min Max Min Ma</td></t<></td></td>	Inputs)SymbolDeviceInputs)TPICK TPICKDAll devices XC4003E XC4005E XC4006E XC4008E XC4008E XC4010E XC4012E XC402EbS Inputs)TPICKC 	Inputs)SymbolDeviceMinInputs) $T_{PICK}$ $T_{PICKD}$ All devices4.0no delay with delay $T_{PICKD}$ $T_{PICKD}$ All devices4.0XC4003E10.9XC4005E10.9XC4006E10.9XC4008E11.1XC4010E11.3XC4013E11.8XC402E14.0XC4025E14.0XC402E14.0XC4025E12.0No delay with delay $T_{PICKC}$ $PICKDC$ All devices XC4003E6.0XC4003E12.0XC4003E12.0XC4006E12.3XC4003E12.0XC4005E13.0XC4003E12.0XC4001E13.0XC4003E13.0XC4010E13.0XC4013E13.5XC402E16.0XC4003E10.4XC4003E10.4XC4003E10.4XC4003E10.4XC4003E10.4XC4003E10.4XC4003E10.4XC4010E10.7XC4013E11.1XC402E10.4XC402E10.4XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0XC402E14.0 <td>nnSymbolDeviceMinMaxInputs)<math>T_{PICK}</math>All devices4.0<math>10.9</math><math>XC4003E</math><math>10.9</math><math>XC4005E</math><math>10.9</math><math>XC4005E</math><math>10.9</math><math>XC4005E</math><math>10.9</math><math>XC4005E</math><math>10.9</math><math>XC4005E</math><math>11.9</math><math>XC4005E</math><math>11.9</math><math>XC4003E</math><math>11.1</math><math>XC4003E</math><math>11.1</math><math>XC4003E</math><math>11.1</math><math>XC4003E</math><math>11.1</math><math>XC4013E</math><math>11.8</math><math>XC4002E</math><math>14.0</math><math>XC4002E</math><math>14.0</math><math>XC4002E</math><math>14.0</math><math>XC4002E</math><math>14.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>12.0</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math><math>XC4003E</math><math>10.4</math>&lt;</td> <td>Symbol Device Min Max Min   Inputs) TPICK All devices 4.0 2.6   with delay TPICK All devices 4.0 8.2   XC4003E 10.9 8.7   XC4005E 10.9 9.2   XC4008E 11.1 9.6   XC4001E 11.3 9.8   XC4012E 11.8 10.2   XC402E 14.0 11.4   XC4003E 12.0 8.8   XC4005E 12.0 9.9   XC4005E 13.0 10.5   XC402E 13.0 10.2   XC402E 16.0</td> <td><math display="block">\begin{array}{ c c c c c c }\hline \textbf{Nin} &amp; \textbf{Max} &amp; \textbf{Min} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} &amp; \textbf{Min} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; \textbf{Max} \\ \hline \textbf{Max} &amp; Max</math></td> <td>Symbol Device Min Max Min Max Min   Inputs) TPICK All devices 4.0 2.6 2.0   with delay TPICKD All devices 10.9 8.7 6.1   XC4005E 10.9 9.2 6.2 6.0   XC4006E 11.9 9.6 6.3   XC4010E 11.3 9.8 6.4   XC4013E 11.8 10.2 7.9   XC402E 14.0 11.4 9.4   XC400E 12.0 8.8 6.9   YC400E 12.0 9.7 8.0   XC400E 12.0 9.9 8.1   XC400E 12.0 9.9 8.1   <t< td=""><td><math display="block">\begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td><td>Symbol Device Min Max M</td><td>nn Symbol Device Min Max Min Ma</td></t<></td>	nnSymbolDeviceMinMaxInputs) $T_{PICK}$ All devices4.0 $10.9$ $XC4003E$ $10.9$ $XC4005E$ $10.9$ $XC4005E$ $10.9$ $XC4005E$ $10.9$ $XC4005E$ $10.9$ $XC4005E$ $11.9$ $XC4005E$ $11.9$ $XC4003E$ $11.1$ $XC4003E$ $11.1$ $XC4003E$ $11.1$ $XC4003E$ $11.1$ $XC4013E$ $11.8$ $XC4002E$ $14.0$ $XC4002E$ $14.0$ $XC4002E$ $14.0$ $XC4002E$ $14.0$ $XC4003E$ $12.0$ $XC4003E$ $10.4$ <	Symbol Device Min Max Min   Inputs) TPICK All devices 4.0 2.6   with delay TPICK All devices 4.0 8.2   XC4003E 10.9 8.7   XC4005E 10.9 9.2   XC4008E 11.1 9.6   XC4001E 11.3 9.8   XC4012E 11.8 10.2   XC402E 14.0 11.4   XC4003E 12.0 8.8   XC4005E 12.0 9.9   XC4005E 13.0 10.5   XC402E 13.0 10.2   XC402E 16.0	$\begin{array}{ c c c c c c }\hline \textbf{Nin} & \textbf{Max} & \textbf{Min} & \textbf{Max} \\ \hline \textbf{Max} & \textbf{Max} & \textbf{Min} & \textbf{Max} \\ \hline \textbf{Max} & \textbf{Max} & \textbf{Max} \\ \hline \textbf{Max} & \textbf{Max} \\ \hline \textbf{Max} & \textbf{Max} \\ \hline \textbf{Max} & \textbf{Max} \\ \hline \textbf{Max} & \textbf{Max} \\ \hline \textbf{Max} & Max$	Symbol Device Min Max Min Max Min   Inputs) TPICK All devices 4.0 2.6 2.0   with delay TPICKD All devices 10.9 8.7 6.1   XC4005E 10.9 9.2 6.2 6.0   XC4006E 11.9 9.6 6.3   XC4010E 11.3 9.8 6.4   XC4013E 11.8 10.2 7.9   XC402E 14.0 11.4 9.4   XC400E 12.0 8.8 6.9   YC400E 12.0 9.7 8.0   XC400E 12.0 9.9 8.1   XC400E 12.0 9.9 8.1 <t< td=""><td><math display="block">\begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td><td>Symbol Device Min Max M</td><td>nn Symbol Device Min Max Min Ma</td></t<>	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Symbol Device Min Max M	nn Symbol Device Min Max Min Ma

Note 1: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

Note 3: Timing is based on the XC4005E. For other devices see the XACT timing calculator.

## **XC4000E IOB Output Switching Characteristic Guidelines**

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

Speed	Speed Grade		4	-	3	-	2	-1		Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Propagation Delays (TTL Outp	out Levels)									
Clock (OK) to Pad, fast	T <sub>OKPOF</sub>		7.5		6.5		4.5	3.0		ns
slew-rate limited	TOKPOS		11.5		9.5		7.0	5.0		ns
Output (O) to Pad, fast	T <sub>OPF</sub>		8.0		5.5		4.8	3.2		ns
slew-rate limited	T <sub>OPS</sub>		12.0		8.5		7.3	5.2		ns
3-state to Pad hi-Z	T <sub>TSHZ</sub>		5.0		4.2		3.8	3.0		ns
(slew-rate independent)										
3-state to Pad active										
and valid, fast	T <sub>TSONF</sub>		9.7		8.1		7.3	6.8		ns
slew-rate limited	T <sub>TSONS</sub>		13.7		11.1		9.8	8.8		ns
Propagation Delays (CMOS O										
Clock (OK) to Pad, fast	TOKPOFC		9.5		7.8		7.0		4.0	ns
slew-rate limited	TOKPOSC		13.5		11.6		10.4		7.0	ns
Output (O) to Pad, fast	T <sub>OPFC</sub>		10.0		9.7		8.7		4.0	ns
slew-rate limited	T <sub>OPSC</sub>		14.0		13.4		12.1		6.0	ns
3-state to Pad hi-Z	T <sub>TSHZC</sub>		5.2		4.3		3.9		3.9	ns
(slew-rate independent)										
3-state to Pad active										
and valid, fast	T <sub>TSONFC</sub>		9.1		7.6		6.8		6.8	ns
slew-rate limited	T <sub>TSONSC</sub>		13.1		11.4		10.2		8.8	ns

Note 1: Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the "Additional XC4000 Data" section of the Programmable Logic Data Book.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

### **IOB Output Switching Characteristics Guidelines (Continued)**

Speed	Speed Grade		4	-	3	-2		-1		Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Setup and Hold										
Output (O) to clock (OK) setup time	т <sub>оок</sub>	5.0		4.6		3.8		2.3		ns
Output (O) to clock (OK) hold time	т <sub>око</sub>	0		0		0		0		ns
Clock Enable (EC) to clock (OK) setup	Т <sub>ЕСОК</sub>	4.8		3.5		2.7		2.0		ns
Clock Enable (EC) to clock (OK) hold	T <sub>OKEC</sub>	1.2		1.2		0.5		0		ns
Clock					I		1		I	
Clock High	Тсн	4.5		4.0		4.0			3.0	ns
Clock Low	T <sub>CL</sub>	4.5		4.0		4.0			3.0	ns
Global Set/Reset (Note 3)										
Delay from GSR net to Pad GSR width GSR inactive to first active clock (OK) edge	T <sub>RPO</sub> T <sub>MRW</sub> T <sub>MRO</sub>	13.0	15.0	11.5	11.8	11.5	8.7		7.0	ns ns

Note 1: Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the "Additional XC4000 Data" section of the Programmable Logic Data Book.

Note 2:Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal<br/>pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.Note 3:Timing is based on the XC4005E. For other devices see the XACT timing calculator.

# **XC4000E Boundary Scan (JTAG) Switching Characteristic Guidelines**

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements. For more detailed, more precise, and more up-to-date information, use the values provided by the XACT timing calculator and used in the simulator. These values can be printed in tabular format by running LCA2XNF -S.

The following guidelines reflect worst-case values over the recommended operating conditions. They are expressed in units of nanoseconds and apply to all XC4000E devices unless otherwise noted.

Speed	Grade	-4		-3		-2		-1		Unite
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Setup Times			•	•			•		•	
Input (TDI) to clock (TCK)	T <sub>TDITCK</sub>	30.0		30.0		30.0		20.0		ns
Input (TMS) to clock (TCK)	T <sub>TMSTCK</sub>	15.0		15.0		15.0		10.0		ns
Hold Times							1			
Input (TDI) to clock (TCK)	T <sub>TCKTDI</sub>	0		0		0		0		ns
Input (TMS) to clock (TCK)	T <sub>TCKTMS</sub>	0		0		0		0		ns
Propagation Delay										
Clock (TCK) to Pad (TDO)	T <sub>TCKPO</sub>		30.0		30.0		30.0		20.0	ns
Clock			•				•			
Clock (TCK) High	Т <sub>ТСКН</sub>	5.0		5.0		5.0		4.0		ns
Clock (TCK) Low	T <sub>TCKL</sub>	5.0		5.0		5.0		4.0		ns
Frequency	F <sub>MAX</sub>		15.0		15.0		15.0		25.0	MHz

Note 1: Input setup and hold times and clock-to-pad times are specified with respect to external signal pins.

Note 2: Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the "Additional XC4000 Data" section of the Programmable Logic Data Book.

Note 3: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

# **Revision Control**

Version	Nature of Changes
3/30/98 (1.5)	As submitted for the 1999 data book
1/29/99 (1.5)	Updated Switching Characteristics Tables
5/14/99 (1.6)	Replaced Electrical Specification and pinout pages for E, EX, and XL families with separate updates and added URL link on placeholder page for electrical specifications/pinouts for WebLINX users
8/27/99 (1.7)	Included missing IOB Propagation Delay page (6-113)
2/11/00 (1.8)	Altered IOB heads (Acrobat PDF file problem), corrected Dual-port Write Mins for -4 speed grade.