

DS120-1 (v1.1) February 3, 2003

XC9500 In-System Programmable CPLD Automotive IQ Family

Product Specification

As shown in Table 1, logic density of the XC9500 devices ranges from 800 to 1,600 usable gates with 36 and 72 registers, respectively. Multiple package options and associated I/O capacity are shown in Table 2. The XC9500 family is fully pin-compatible allowing easy design migration across multiple density options in a given package footprint.

The XC9500 architectural features address the requirements of in-system programmability. Enhanced pin-locking capability avoids costly board rework. An expanded JTAG instruction set allows version control of programming patterns and in-system debugging. In-system programming throughout the full device operating range and a minimum of 10,000 program/erase cycles provide worry-free reconfigurations and system field upgrades.

Advanced system features include output slew rate control and user-programmable ground pins to help reduce system noise. I/Os may be configured for 3.3V or 5V operation. All outputs provide 24 mA drive.

Table 1: XC9500 Device Automotive Family

	XC9536	XC9572
Macrocells	36	72
Usable Gates	800	1,600
Registers	36	72
T _{PD} (ns)	5	7.5
T _{SU} (ns)	3.5	4.5
T _{CO} (ns)	4.0	4.5
f _{CNT} (MHz) ⁽¹⁾	100	125
f _{SYSTEM} (MHz) ⁽²⁾	100	83.3

Notes:

- 1. f_{CNT} = Operating frequency for 16-bit counters.
- f_{SYSTEM} = Internal operating frequency for general purpose system designs spanning multiple FBs.

Table 2: Available Packages and Device I/O Pins (not including dedicated JTAG pins)

	XC9536	XC9572
44-Pin VQFP	34	-
100-Pin TQFP	-	72

Features

- System frequency up to 55 MHz
- Guaranteed to meet full electrical specifications over $T_A = -40$ to +125°C
- 5V in-system programmable
 - Endurance of 10,000 program/erase cycles
- Enhanced pin-locking architecture
- Flexible 36V18 Function Block
 - 90 product terms drive any or all of 18 macrocells within Function Block
 - Global and product term clocks, output enables, set and reset signals
 - Extensive IEEE Std 1149.1 boundary-scan (JTAG) support
 - Programmable power reduction mode in each macrocell
 - Slew rate control on individual outputs
 - User programmable ground pin capability
 - Extended pattern security features for design protection
 - High-drive 24 mA outputs
 - 3.3V or 5V I/O capability
 - CMOS 5V Fast FLASH™ technology
 - Supports parallel programming of multiple XC9500 devices
- Refer to XC9500 Family data sheet [September 15, 1999 (version 5.0)] for architecture description
- Refer to XC9536 data sheet [December 4, 1998 (version 5.0)] and XC9572XL data sheet [December 4, 1998 (version 3.0)] for pin tables

Family Overview

The XC9500 CPLD Automotive IQ family provides advanced in-system programming and test capabilities for high performance, general purpose logic integration. All devices are in-system programmable for a minimum of 10,000 program/erase cycles. Extensive IEEE 1149.1 (JTAG) boundary-scan support is also included on all family members.

© 2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Absolute Maximum Ratings

Symbol	Description	Value	Units
V _{CC}	Supply voltage relative to GND	-0.5 to 7.0	V
V _{IN}	V _{IN} Input voltage relative to GND		V
V _{TS} Voltage applied to 3-state output		-0.5 to $V_{CC} + 0.5$	V
T _J Junction temperature		+150	°C
T _A	T _A Operating temperature		°C
T _{STG}	T _{STG} Storage temperature (ambient)		°C

Notes:

Recommended Operation Conditions

Symbol	Parameter	Min	Max	Units
V _{CCINT}	Supply voltage for internal logic and input buffers	4.5	5.5	V
V _{CCIO}	Supply voltage for output drivers for 5V operation	4.5	5.5	V
	Supply voltage for output drivers for 3.3V operation		3.6	V
V _{IL}	Low-level input voltage		0.80	V
V _{IH}	High-level input voltage		V _{CCINT} + 0.5	V
Vo	Output voltage	0	V _{CCIO}	V

Quality and Reliability Characteristics

Symbol	Parameter	Min	Max	Units
T _{DR}	Data Retention	20	-	Years
N _{PE}	Program/Erase Cycles (Endurance)		-	Cycles


DC Characteristic Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions		Min	Max	Units
V _{OH}	Output high voltage for 5V outputs	$I_{OH} = -4.0 \text{ mA}, V_{CC} = \text{Min}$		2.4	-	V
	Output high voltage for 3.3V outputs	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$		2.4	-	V
V _{OL}	Output low voltage for 5V outputs	I _{OL} = 24 mA, V _{CC} = Min		-	0.5	V
	Output low voltage for 3.3V outputs	$I_{OL} = 10 \text{ mA}, V_{CC} = \text{Min}$		-	0.4	V
I _{IL}	Input leakage current	V_{CC} = Max. V_{IN} = GND or V_{CC}		-	±10	μΑ
I _{IH}	I/O high-Z leakage current	$V_{CC} = Max, V_{IN} = GND \text{ or } V_{CC}$		-	±10	μΑ
C _{IN}	I/O capacitance	V _{IN} = GND, f = 1.0 MHz		-	10	pF
I _{CC}	Operating supply current	V _I = GND, No load XC9536		30 (Тур	ical)	mA
	(low power mode, active)	f = 1.0 MHz XC9572		65 (Typ	ical)	

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.



Ordering Information



Device Ordering Number	Speed (pin-to-pin delay)	Pkg. Symbol	No. of Pins	Package Type	Operating Range ⁽¹⁾
XC9536-15VQ44Q	15 ns	VQ44	44-pin	Thin Quad Flat Pack (VQFP)	Q
XC9572-15TQ100Q	15 ns	TQ100	100-pin	Very Thin Quad Flat Pack (TQFP)	Q

Notes:

1. $Q = Automotive: T_A = -40^{\circ} to +125^{\circ}C$

Revision History

The following table shows the revision history for this document.

Date	Version	Revision		
1.0	11/26/02	Initial Xilinx release.		
1.1	02/03/03	Added reference to XC9500, XC9536, and XC9572 data sheets.		