

Virtex-II Pro Family

[Virtex-II Pro Platform FPGA User Guide \(v2.1\) 8.45MB \(ug012.pdf\)](#)

Guide Covers:

- Timing Models
- Design Considerations
- Configuration
- PCB Design Considerations
- BitGen and PROMGen Switches and Options
- XC18V00 Series PROMs

Related Downloads: (zip files)

- [All VHDL templates and sub-modules 93KB \(xc2v_vhdl.zip\)](#)
- [All Verilog templates and sub-modules 78KB \(xc2v_verilog.zip\)](#)
- [Processor Block VHDL template 5KB \(ppcvhdl_template.zip\)](#)
- [Processor Block Verilog template 5KB \(ppcverilog_template.zip\)](#)

[RocketIO Transceiver User Guide \(v2.0\) 2.1MB \(ug024.pdf\)](#)

Guide Covers:

- Overview
- Digital Design Considerations
- Analog Design Considerations
- Simulation and Implementation
- Timing Model
- Cell Models

[PPC405 User Manual \(v2.0\) 4.1MB \(ug010v2a.pdf\)](#)

Guide Covers:

- Introduction
- Operational Concepts
- User Programming Model
- PPC405 Privileged-Mode Programming Model
- Memory-System Management
- Virtual-Memory Management

[PPC405 Processor Block Manual \(v2.0\) 1.3MB \(ug010v2b.pdf\)](#)

Guide Covers:

- Introduction
- Input/Output Interfaces
- PowerPC 405 OCM Controller
- RISCWatch and RISCTrace Interfaces
- Signal Summary

Related Downloads: (zip files)

- [Processor Block VHDL template 5KB \(ppcvhdl_template.zip\)](#)
- [Processor Block Verilog template 5KB \(ppcverilog_template.zip\)](#)

[Virtex-II Pro Prototype Platform User Guide \(v1.5\) 500KB \(ug027.pdf\)](#)**Guide Covers:**

- Overview
- Virtex-II Pro Prototype Platform
- RISCWatch and RISCTrace Interfaces

[Virtex-II Pro System Wake-Up Solutions \(v1.0 \) 170KB \(ug028.pdf\)](#)**Guide Covers:**

- Managing Hardware and Software Data with Virtex-II Pro Devices
- Basic and Advanced Virtex-II Pro Wake-Up Solutions

Virtex-II Family:**[Virtex-II Platform FPGA User Guide \(v1.5\) 11.8MB \(ug002.pdf\)](#)****Guide Covers:**

- Timing Models
- Design Considerations
- Configuration
- PCB Design Considerations
- BitGen and PROMGen Switches and Options
- XC18V00 Series PROMs

Related Downloads: (zip files)

- [All VHDL templates and sub-modules 93KB \(xc2v_vhdl.zip\)](#)

- [All Verilog templates and sub-modules 78KB \(xc2v_verilog.zip\)](#)

[HyperTransport Single-Ended Slave Core Implementation Guide \(ug032.pdf\)](#)**Guide Covers:**

- Getting Started
- Running the Example Design
- Setting up the User Design