

Xilinx/Verplex Conformal Verification Flow

Authors: Mujtaba Hamid and Yenni Totong

Summary

This application note covers the logic equivalency flow using Xilinx ISE software with Verplex Conformal LEC. The target audience is designers familiar with the independent Xilinx HDL software design flow.

Introduction

With rapid increases in FPGA design sizes, new simulation and logic verification methodologies must be explored to expedite the verification of design logic and functionality. For checking logic equivalency, formal verification is quickly gaining acceptance by designers creating multi-million gate designs, because of its accuracy and speed. Using Conformal (previously known as Tuxedo) LEC with Xilinx FPGA designs, designers can check logic equivalency between the RTL (pre-synthesis) and post-implementation (after PAR) designs.

Formal verification requires the presence of a golden (verified) design, against which it checks the other design netlists (post-synthesis, post-implementation). A netlist at any point in the design flow, for example pre-synthesis or post-implementation, can be used as the golden design. However, the RTL (pre-synthesis) netlist is most commonly used as the reference. The Xilinx/Conformal formal verification flow currently supports only the Verilog language.

Software and Device Support

The formal verification flow between Xilinx designs and Verplex Conformal LEC is supported by the following software:

- Xilinx Software: ISE Alliance 4.1i (UNIX version only) and later
- Verplex Software: Conformal LEC version 2.1.1.a and later
- Platform Support: Solaris 2.7 and later

Formal Verification is available for the following devices:

- Spartan[™]-II
- Virtex[™], Virtex-E, and Virtex-II

Flow Summary

The following verification points are available for the Xilinx/Verplex formal verification flow:

- 1. **RTL** This is the pre-synthesis design code, usually used as the reference design.
- Post-NGDBuild This is equivalent to the post-synthesis netlist, consisting of gate-level SIMPRIM primitives.
- 3. **Post-MAP** At this stage, the design has been mapped into the target device by the Xilinx implementation tools, but has not been routed as yet.
- 4. **Post-PAR** At this stage, the design is completely placed and routed, and the resulting structural netlist closely resembles the design layout as it will appear in silicon.

Verifications can be done between any two points listed above, for example RTL vs. Post-NGDBuild, RTL vs. Post-PAR, or Post-NGDBuild vs. Post-PAR. The formal verification flow with Xilinx designs and Conformal LEC is shown in Figure 1.

^{© 2001} Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Figure 1: Xilinx/Conformal Formal Verification Flow

Sample Flows

Below are two sample flows that can be run using Xilinx designs and Conformal LEC. The first example compares the logic equivalency between the RTL (pre-synthesis) and the Post-NGDBUILD designs. The second example checks the equivalency between the RTL and Post-PAR (back-annotated) designs. Neither of these flows check for timing issues, since Conformal is a logic equivalency checker.

RTL vs. Post-NGDBuild

Golden design: Behavioral RTL Verilog (pre-synthesis)

Revised design: Post-NGDBuild Verilog

The flow is comprised of the following steps:

- Synthesize the Verilog design files with your synthesis tool, targeting a Xilinx (Virtex/Virtex-E/Virtex-II/Spartan-II) FPGA. An EDIF netlist file is produced at the end of this step.
- 2. Create the Post-NGDBuild Verilog code, using the Xilinx implementation tool from the GUI or the command line.

From the GUI:

- a. Create a Xilinx ISE Project using the EDIF netlists from Step 1.
- b. Create a Post-NGDBUILD Verilog netlist using the Xilinx ISE tools.

Note: For more information on running ISE, refer to the ISE documentation available in the ISE Quick Start Guide (with the ISE 4.11 software) or the http://support.xilinx.com Xilinx support site.

From the UNIX Terminal window:

- a. Set up the Xilinx environment variables.
- b. Process the EDIF file:

>ngdbuild <filename>.edf

c. Create Post-NGDBuild Verilog:

>ngd2ver <infile>.ngd <outfile>.v

Note: If <outfile>.v is not supplied, ngd2ver outputs the same filename as the input file.

3. From the UNIX terminal window, run the "xilinx2verplex" command:

>xilperl \$XILINX/verilog/bin/<platform>/xilinx2verplex.pl <filename>.v > <outfile>.v

Notes:

- 1. xilperI is a PerI application available with the Xilinx ISE software.
- 2. <platform> can be "sol" for solaris UNIX workstation, "hp" for HP UNIX workstation, or "nt" for PC platform.
- 3. Xilinx2verplex.pl removes extra cells in the Verilog netlist that are not needed for formal verification.
- If a CORE Generator module is instantiated in your design, run "core2formal" to create a "golden" description for the module. Refer to the Verification of Designs Containing Xilinx CORE Generator Components section for more information.
- 5. Run the Conformal flow to compare the two versions of the Verilog netlists. Refer to the **Conformal LEC Flow** section.

RTL vs. Post-PAR

Golden design : Behavioral RTL Verilog (pre-synthesis)

Revised design: Post-PAR Verilog

The flow is as follows:

- Synthesize the Verilog design files with your synthesis tool, targeting a Xilinx (Virtex/Virtex-E/Virtex-II/Spartan-II) FPGA. An EDIF netlist file is produced at the end of this step.
- 2. Create Post-PAR Verilog netlist from the GUI or the command line.

From the GUI:

- a. Launch the Xilinx software, and create a Xilinx ISE Project, using the EDIF netlists from Step 1.
- b. Create a Post-PAR Verilog netlist, using the Xilinx ISE tools.

The Xilinx ISE tools run NGDBuild, MAP, PAR, and NGDANNO and NGD2Ver to create a Post-PAR Verilog netlist.

From the UNIX Terminal window:

a. Process EDIF:

>ngdbuild <filename>.edf

b. Run MAP:

>map -o <mapped>.ncd <filename>.ngd

c. Run PAR:

>par <mapped>.ncd <par>.ncd <pcffile>.pcf

d. Process Post-PAR NCD for annotation:

>ngdanno <par>.ncd

e. Create a Post-PAR Verilog file:

>ngd2ver <par>.nga <outfile>.v

3. From the UNIX terminal window, run the "xilinx2verplex" command:

>xilperl \$XILINX/verilog/bin/<platform>/xilinx2verplex.pl <filename>.v > <outfile>.v

Notes:

- 1. xilperl is a Perl application available with the Xilinx ISE software.
- <platform> can be "sol" for solaris UNIX workstation, "hp" for HP UNIX workstation, or "nt" for PC platform.
- 3. Xilinx2verplex.pl removes extra cells in the Verilog netlist that are not needed for formal verification.
- If a CORE Generator module is instantiated in your design, run "core2formal" to create a "golden" description for the module. Refer to the Verification of Designs Containing Xilinx CORE Generator Components section for more information.
- 5. Run the Conformal flow to compare the two versions of the Verilog netlists. Refer to the **Conformal LEC Flow** section.

Conformal LEC Flow

This section briefly steps through the Conformal-LEC flow. For more details on this flow, contact Verplex customer support.

All the commands in this section can either be entered at the Conformal LEC command prompt in the GUI, or compiled into a command (.DO) file that can be executed from Conformal.

- Launch Conformal LEC at the command prompt by typing "lec" to start the GUI, shown in Figure 2. Commands are entered in this GUI at the bottom, in the window labeled "SETUP >".
- Read the golden design and the design that needs to be verified, as follows: read design <top>.v <lower_level>.v -f verilog.vc -verilog -golden -replace read design <the_revised_version>.v -f verilog.vc -verilog -revised –replace
 Note: If a CORE Generator module is instantiated in your design, refer to the Verification of Designs Containing Xilinx CORE Generator Components section to create a "golden" description of the module.
- Tie the GSR and GTS pins in the Xilinx design netlists to known values: add tied signal 0 glbl.GSR -rev add tied signal 0 glbl.GTS -rev
- Finalize the setup of the design before proceeding with formal verification: set flatten model -seq_constant set system mode lec
- 5. Instruct Conformal LEC to check for all compared points between the two designs: add compared points -all
- 6. Proceed with comparing the two designs for logic equivalency: compare



	10	in the second	CONFO	ORMA	L-LEC	in the second	n isan kana majakasana s	an dianan a	
Elle Setup	<u>R</u> eport	Run Tools L	TX <u>P</u> referen	ces <u>v</u>	lindow		100 I 100 I		Help
લેલો	20	🗎 rup 😚	ss w	69	₿ C	8	Setup	LEC	VERPLEX
		Golden					Revised		
				1.545					
a Manager									
1									
1									
SETUP>			-		2				3

Figure 2: Conformal LEC GUI After Launch.

Conformal LEC runs the comparison on the two designs, and displays the report on the bottom half of the screen, as shown in Figure 3.

E		/			CONF	ORM	AL-LEC		04/17 - William - William	2		· []
<u>E</u> ile <u>S</u> etup j	<u>R</u> eport F	R <u>u</u> n Io	ols 📘	IX J	Prefere	nces	Window					Help
ે છે	8) (n rug	6 2 5	°⇔∘ °⇔∘	ഒ	89	i:c	8	5	Setup	LEC	VERPLEX
	Golder	n (stop	watch)					Re	evised (stopv	vatch)		
3 stopwat 3 1 11 4	ch brary ce INE(stat NTER(ter uf(BUFGF ed(hex21 ed(hex21 decode(c y(cnt60)	ells an mach) ths) ed) ed) lecode)	d 2 pr	imit	ives		Δ Dependence of the second second	opwatch 2 primit GND_36() GND_86() MACHINE NGD2VER NGD2VER ONESOUT ONESOUT ONESOUT ONESOUT ONESOUT ONESOUT ONESOUT ONESOUT ONESOUT ONESOUT	Lives (_ZER0) (_ZER0) (MACHINE_72_ _PD_45(X_PD) _obufE0](X_E _obufE0]GTS _obufE0]GTS _obufE1](X_E _obufE1]GTS _obufE1]GTS _obufE2]GTS _obufE2]GTS _obufE2]GTS _obufE2]GTS _obufE2]GTS	71) UF) _TRI_2 _TRI_3 UF) _TRI_2 _TRI_4 UF) _TRI_4 UF) _TRI_4 UF) _TRI_4	2_INV_6 9 (X_TF 2_INV_6 0 (X_TF 2_INV_6 1 (X_TF	30X_1 1) 40X_1 2) 50X_1 2) 7
Revised	3	24	1	4		41						X
Mapped points	: USER o	lass										
Mapped points	BBC	ж	Total									
Golden	1		1									
Revised	1		1									
// Command: a // 39 compare // Command: c	dd compa d points compare	ared po addeo	ints - I to co	all mpar	e list	t						
Compared poin	its	PO	DFF	BB	OX	Tot	tal					
Equivalent		24	13	1		38						
Non-equivalen	it	0	1	0		1						
LEC>												
Compare done!									101	0% com	npleted	

Figure 3: Conformal LEC Main GUI Showing the Results of the Design Comparison

Once Conformal has completed the equivalency checking on the designs, more details on the results can be obtained. As shown in Figure 4, the "Mapping Manager" window, which you can launch by selecting Tools > Mapping Manager from the Conformal LEC main GUI, is broken up into three sections: unmapped points, mapped points, and compared points. The unmapped points have a red circle next to them, whereas the mapped points do not.

Additionally, the GUI is broken up into two columns: one for the golden design and one for the compared design. The mapping manager thus visually shows the points between two designs that do or do not match. Additionally, it shows all points that were compared between the two designs. You can deselect points that do not need to be compared.

You can also create a number of other reports, based on results obtained from the design comparison. These are available under the "Report" pull-down menu in the main Conformal LEC GUI.

Commands can also be compiled into a command file (.DO file). You can execute this script from the Conformal LEC GUI by selecting the "File > Do Dofile" option from the pull-down menu. A sample command file is shown in the **Conformal Command Files** section.

CONFORMAL-LEC Mapping Manager								
	ок	Can	cel Refresh Window Prefe	wences			Help	
Unma	apped i	Points	69			<u>er</u>	Class	
			-	2				
<u> </u>			17	/되				
Марр	oed Po	ints				8 🗙		
(+)	PI	1	CLK	(+) PI	3	CLK		
(+)	PI	2	RESET	(+) PI	2	RESET	1	
(+)	PI	3	STRTSTOP	(+) PI	1	STRTSTOP		
(+)	DFF	689	MACHINE/current_state_reg[5]	(+) DFF	951	MACHINE/current_state_h/	curre	
(+)	DFF	690	MACHINE/current_state_reg[4]	(+) DFF	950	MACHINE/current_state_h/curr		
(+)	DFF	691 MACHINE/current_state_reg[3]		(+) DFF	949	MACHINE/current_state_h/	curre	
(+)	DFF	692	MACHINE/current_state_reg[2]	(+) DFF	948	MACHINE/current_state_h/	curre	
(+)	DFF	693	MACHINE/current_state_reg[1]	(+) DFF	947	MACHINE/current_state_h/	curre	
(+)	DFF	694	MACHINE/current_state_reg[0]	(+) DFF	946	MACHINE/current_state_h/	curre	
				4			~ /	
Comp	bared F	Points	Different				×	
0 (+	+) DFF	689	MACHINE/current_state_reg[{	(+) DFF	951	MACHINE/current_state_h/	'cunne 🍐	
0 (1	+) DFF	690	MACHINE/current_state_reg[4	(+) DFF	950	MACHINE/current_state_h/	curre	
0 (1) DFF 	691	MACHINE/current_state_reg[]	(+) DFF	949	MACHINE/current_state_h/	curre	
0 (1	+) DFF	692	MACHINE/current_state_reg[2	(+) DFF	948	MACHINE/current_state_h/	curre	
0 (+	+) DFF	693	MACHINE/current_state_reg[:	(+) DFF	947	MACHINE/current_state_h/	curre	
0 (+	+) DFF	694	MACHINE/current_state_reg[((+) DFF	946	MACHINE/current_state_h/	curre	
0 (4	+) DFF	695	sixty/lsbcount/QOUT_reg[3]	(+) DFF	955	sixty/lsbcount/QOUT[3]/u	1/U\$1	
0 (1	+) DFF	696	sixty/lsbcount/QOUT_reg[2]	(+) DFF	954	sixty/lsbcount/QOUT[2]/u	1/U#1	
00	+) DFF	697	sixty/lsbcount/QOUT_reg[1]	(+) DFF	953	sixty/lsbcount/QOUT[1]/u	1/U\$1	
0(1	+) DFF	698	sixty/lsbcount/QOUT_reg[0]	(+) DFF	952	sixty/lsbcount/QOUT[0]/u	1/U\$1	
0(1	+) DFF	699	sixty/msbcount/QOUT_reg[3]	(+) DFF	959	sixty/wsbcount/QOUT[3]/u	1/U\$1	
0 (1	+) DFF	700	sixty/asbcount/QOUT_reg[2]	(+) DFF	958	sixty/msbcount/QOUT[2]/u	1/U\$1	
	+) DFF	701	sixty/asbcount/QOUT_reg[1]	(+) DFF	957	sixty/msbcount/QOUI[1]/u	1/U#1	
00	+) DFF	/02	sixty/asbcount/QOUT_reg[0]	(+) DFF	956	sixty/msbcount/QDUT[0]/u	1/0\$1	
00	+) BBC	IX 703	XCUUNTER	(+) BBOX	960	XCUUNTER		
00	+) PO	1129	TENTHSUUL [9]	(+) P0	2131	TENTHSUUT [9]		
04	+) PO	1130	TENTHSUUL 83	(+) PU	2152	TEMIHSUUTE81	1	
1			×	N			21	

Figure 4: Conformal LEC Mapping Manager

Verification of Xilinx provides designers with IP of varying complexity to assist in the completion of FPGA designs. This IP is provided with the CORE Generator tool, part of the Xilinx ISE software Designs package. However, since the CORE Generator IP is provided as an EDIF netlist rather than as Containing synthesizable Verilog code, a few extra steps are required to add the Xilinx CORE Generator **Xilinx CORE** macros into the Golden RTL design for checking in Conformal LEC. The netlist needs to be run through the Xilinx NGDBUILD and NGD2VER tools and then processed through the Generator xilinx2verplex.pl utility, to convert it into a format acceptable to Conformal. Xilinx provides a Components "core2formal.pl" PERL script to run the commands necessary. The location of the PERL script is: \$XILINX/verilog/bin/<platform>/core2formal.pl To run these commands, you must set up the Xilinx environment. The command is as follows: >xilperl \$XILINX/verilog/bin/<platform>/core2formal.pl -<vendor> -<family> <coregen_module>.edn Notes: 1. For Conformal LEC, the <vendor> option must be "verplex". 2. The <family> option can be virtex, virtexe, virtex2, and spartan2. - <platform> can be "sol" for solaris UNIX workstation, "hp" for HP UNIX workstation, or "nt" for PC platform. The PERL script runs the following commands: ngdbuild -p <family> <coregen_module>.edn ngd2ver -r -w <coregen_module>.ngd <coregen_module>_ngd.v xilperl xilinx2verplex.pl <coregen_module>_ngd.v > <coregen_module>_for.v Known Issues Known issues with the Formal Verification flow using Xilinx designs and Conformal LEC are listed below: 1. Verification of RAM resources inferred by the synthesis tools is not supported by Conformal LEC. This is because inferred components make it difficult for formal verification tools to find appropriate compare points in the designs. 2. Verification with retiming turned on in synthesis is not supported by Conformal LEC. Synthesis tools change and move around logic during retiming, and this causes difficulty for formal verification tools attempting to find appropriate compare points between designs. If retiming is turned on, some points do not compare successfully during formal verification. 3. Verification returns errors if the synthesis tools use register merging to optimize logic, because this results in unmapped points between the golden and the implemented design. This can be worked around by using the following command in Conformal: Set flatten model -all seg merge 4. Designs with distributed SelectRAM+ (for example, RAM16X1D) contain an unmapped register for each RAM bit during verification. This is because the RAM16X1D is decomposed into an X RAMS16 and X RAMD16. The functionality of the golden vs. revised design is the same, but registers are introduced that become unmapped points. The recommendation is to code SelectRAM using the RAMD16x1 primitives, as shown in Figure 5. To work around this, mark the register from X_RAMS16 and X_RAMD16 as equivalent. Add the following line after 'read design': add inst equiv inst1 inst2 -revised where inst1 and isnt2 are the equivalent registers from the two RAM components in the revised design.

To get the name of inst1 and inst2, you must run the compare once. The additional registers show up as unmapped points in the Mapping Manager window. Note the names and match

them with the mapped registers (DFF) in the Mapped Points section bit per bit. Next, add the above workaround in your .do file or type them on the Conformal Tcl prompt. For example:

add inst equiv page1_i30_G/mem_reg[0]

page1_i30_F/mem_reg[0] -revised



Figure 5: 32-bit RAM Composed of Smaller Primitives

- 5. Designs with FDCP/FDCP_1/FDCPE/FDCPE_1/FDDRCPE. The asynchronous CLR has priority over asynchrous PRE. LEC is warning that the golden has gated PRE and the revised version does not.
- 6. Virtex-II designs: The RAM128X1S is converted to 8 X_RAMD16.

set mapping effort high

7. With Virtex-II devices, RAMB4 becomes X_RAMB16 after NGDBuild.

add tied signal 0 wr_mode[0] -net -module

X_RAMB16_S1_INIT -revised

add tied signal 0 wr_mode[1] -net -module

X_RAMB16_S1_INIT -revised

8. Designs that are retargeted from one device without resynthesizing the design can cause problems. Since the size and width of block RAM resources are different in different devices, it is recommended to resynthesize to the new device when retargeting a design. If the retargeting is done only at the back end, some components are mismatched in formal verification, since they might not match the components used in the RTL design.

	Date	version	nevision					
Revision History	The followin	ig table show	vs the revision history for this document.					
Support Information	For addition Email: <u>S</u> Phone:	al support o Support@ve (408) 586-0	n the Xilinx/Conformal LEC flow, contact Verplex customer support: r <u>plex.com</u> 300					
		-y \$XILINX/	verilog/verplex/simprims					
		-v \$XILINX/	verilog/verplex/unisims					
	The veril	log.vc file cont s in the Xilinx	tains the path to the SIMPRIMS and UNISIMS library cells. An example of this install directory at \$XILINX/verilog/verplex/verilog vc and is also shown below:					
	Note:							
	set syst	e tem mode se	etup					
	add cor	mpared point	ts -all					
	set syst	tem mode le	c					
	add tied signal 0 glbl.GTS -rev							
	add tied	d signal 0 glb	ol.GSR -rev					
	//Conne	ect GSR and	GTS to 0(GND)					
	set flatt	en model -se	eq_constant					
	read de	sign <the_re< td=""><td>evised_version>.v -f verilog.vc -verilog -revised -replace</td></the_re<>	evised_version>.v -f verilog.vc -verilog -revised -replace					
Command Files	read de	sian <top>.v</top>	<pre>// clower level>.v -f verilog.vc -verilog -golden -replace</pre>					
Conformal	The followin	n is an ovan	anle of a do file for running Conformal:					
	11. If the "-I correctl makes I see insi	bp" option is y. The "-bp" logic equival de the block	used in Map during Implementation, formal verification does not work switch pushes logic into unused block RAM areas, but this change ency checking impossible, because the formal verification tool cannot RAM.					
	10. Formal Synthes but thes	verification of sis. In retimir se changes r	ng, the synthesis tools readjust the logic to obtain better timing results, nake logic equivalency checking impossible.					
	Where to <	the <compor e_name> is</compor 	nent> can be the dual-data-rate flipflop needed to be renamed, and the name of the design.					
		Add mapped module <mo< td=""><td>d points /<design_hierarchy>/<component> -type BBOX BBOX - odule_name> <module_name></module_name></component></design_hierarchy></td></mo<>	d points / <design_hierarchy>/<component> -type BBOX BBOX - odule_name> <module_name></module_name></component></design_hierarchy>					
	9. If the de SIMPRI the fron by using	esign instant IMS compon t end. Withou g the followir	iates a FDDRRSE or FDDRCPE component for dual-data rate, the ent, X_MUXDDR, must be renamed to match the component used in ut this, these points result in mis-compares. This can be worked around ng command in Conformal to rename the component:					

09/18/01	1.0	Initial Xilinx release.
10/02/01	1.1	Minor corrections. Replaced figures 2, 3, and 4.