

# SONET Rate Conversion in Virtex-II Pro Devices

Author: Nick Sawyer and Francesco Contu

#### **Summary**

This application note targets Virtex-II Pro<sup>™</sup> designs where there is a requirement to directly use the Rocket I/O<sup>™</sup> transceivers in 16-bit mode. Use this reference design when 8b/10b data encoding is not required and the output frequency needs to be 16 times the system frequency. This design has been successfully simulated and an update will be available when actually implemented in Virtex-II Pro silicon.

# Introduction

The Rocket I/O transceivers have several modes of operation, but all modes rely on the internal transmitter clock being multiplied by 20 for data transmission. For example, a 20-bit data stream passed to the unit at 125 MHz is serialized and retransmitted at 2.5 Gb/s. At a 156.25 MHz input, the output is at its maximum speed of 3.125 Gb/s. The parallel data stream applied to the Rocket I/O transceiver can either be 20 bits direct, or it can be written as 16 bits, to which 8b/10b coding is applied to generate the 20 bits required.

However, there is a class of applications, typically in SONET processing systems, where the data path is 16 bits wide, running at 155.52 MHz. The designer would ideally apply the data directly to the Rocket I/O transceiver for onward transmission at 155.52 x 16 = 2.48832 Gb/s. Since this can not be done in Virtex-II Pro devices, this application note describes the logic necessary to perform this function.

This application note is divided into two sections, the first is the logic necessary for the data width conversion, and the second describes the clocking characteristics required by the Rocket I/O transceiver.

# Logic Description

The logic required for the rate converter is very simple. The input from the system to the transmitter logic (Figure 1 and Figure 2) is 16-bits wide, running at typically 155.52 MHz. The output to the Rocket I/O transceiver is 20-bits wide and typically running at 124.416 MHz. The absolute frequencies can be varied, but the ratio is fixed at 5:4. Sonet systems transmit data with the most-significant bit (MSB) first. Since the Rocket I/O transceiver also uses this bit ordering, no bit, byte, or word swapping is necessary.



© 2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.

The reverse path is very similar as 20-bit wide data at 124.416 MHz arrives from the Rocket I/O transceiver and is converted by the receiver logic into 16-bit wide data at 155.52 MHz for forwarding into the system.





Figure 3: PLL Based Clock Generation

#### VCXO Based Clock Generator

Figure 4 shows the solution using an external VCXO. The VCXO is a custom component available from several different vendors. Champion Technologies has already implemented a device with a maximum output jitter of 15 ps (<u>www.champtech.com</u>).



Figure 4: VCXO Based Clock Generation

Using this VCXO, a classic PLL circuit can be realized. The SONET clock (155.52 MHz) is divided by 10 internally in the Virtex-II Pro FPGA, while the VCXO generated clock (the desired 124.416 MHz) is divided by 8. Both these dividers should generate a frequency of 15.552 MHz. These two divided clocks are used to feed a phase comparator, implemented by a simple XOR gate. The XOR output feeds an external low-pass filter (a simple RC circuit) generating the control voltage for the VCXO. A clock generated by the VCXO is exactly 80% of the SONET system clock frequency.

# Reference Design

The reference design files described in this application note are written in both Verilog and VHDL and are available from the Xilinx FTP site (<u>xapp649.zip</u>).

The best way to implement the design is to connect the rate converter to a Rocket I/O CUSTOM\_GT primitive configured in 2-byte mode (shown in Figure 5). For full details consult the **Rocket I/O Transceiver User Guide**.





# Conclusion

Virtex-II Pro Rocket I/O transceivers can be used directly in SONET systems for board-toboard and chip-to-chip connections, processing 16-bit wide data with the addition of the logic and clocking schemes described in this application note.

#### Revision History

The following table shows the revision history for this document.

Date	Version	Revision
03/18/02	1.0	Initial Xilinx release.
05/14/02	1.1	Changed name of application note, updated Figure 1.