



Virtex™-E Package Compatibility Guide

XAPP235 (v1.1) November 12, 1999

Advance Application Note: Robert Le

Summary

This package compatibility guide describes the advance Virtex-E pin-outs and established guidelines for package compatibility between Virtex and Virtex-E devices. The information in this guide is advance in nature and subject to change at any time. For the latest information regarding Virtex-E devices, see the Xilinx web site at <http://www.xilinx.com>.

Introduction

The 1.8V Virtex-E FPGA family combines 0.18 μm technology with a synthesis-friendly silicon architecture to provide a new level of FPGA performance and density. Virtex-E FPGA availability in packages compatible with Virtex FPGAs allows systems to migrate from using Virtex family devices to Virtex-E family devices. Package pinout and pin functionality differences between Virtex-E and Virtex FPGAs are covered in this document.

Virtex-E & Virtex Family Differences

Power Supplies

As with the Virtex family, the Virtex-E positive supply is divided into two separate power supplies, V_{CCO} and V_{CCINT} . V_{CCO} powers output pins and LVTTTL, LVCMOS, and PCI output and input pins. V_{CCINT} powers internal logic and all input pins except LVTTTL, LVCMOS, and PCI inputs. Virtex-E V_{CCINT} is 1.8V instead of the Virtex V_{CCINT} 2.5V. This is a result of more advanced processing and 0.18 μm design rules, which also offer reduced die size, reduced power consumption, and increased speed. V_{CCO} is adjustable up to 3.3V, depending on the I/O standard used. See [Table 1](#) for supported I/O standards.

Voltage regulator modules with programmable output voltages can be used to power the V_{CCO} and V_{CCINT} inputs and accommodate the lower 1.8V V_{CCINT} in the Virtex-E family.

I/O Standards Supported

Virtex-E devices can be used with 20 high-performance interface standards, including LVDS and LVPECL differential signalling standards. A new LVCMOS I/O standard based on 1.8V V_{CCO} is also supported. [Table 1](#) shows a complete listing. All I/O pins are 3V tolerant and can be 5V tolerant with an appropriate external resistor. PCI 5V is not supported.

I/O Banking

There are eight I/O banks in the Virtex-E family, as in the Virtex family, and each bank has multiple V_{CCO} pins. All of the V_{CCO} pins in one bank must be connected to the same voltage level, as determined by the I/O standard in use.

In Virtex-E devices the banking rules are different because the input buffers with LVTTTL, LVCMOS, and PCI standards are powered by V_{CCO} instead of V_{CCINT} . For these standards, only input and output buffers that have the same V_{CCO} can be mixed together in the same bank.

Table 1: Supported I/O Standards

I/O Standard	Output V_{CCO}	Input V_{CCO}	Input V_{REF}	Board Termination Voltage (V_{TT})
LVTTL	3.3	3.3	N/A	N/A
LVC MOS2	2.5	2.5	N/A	N/A
LVC MOS18	1.8	1.8	N/A	N/A
SSTL3 I & II	3.3	N/A	1.50	1.50
SSTL2 I & II	2.5	N/A	1.25	1.25
GTL	N/A	N/A	0.80	1.20
GTL+	N/A	N/A	1.0	1.50
HSTL I	1.5	N/A	0.75	0.75
HSTL III & IV	1.5	N/A	0.90	1.50
CTT	3.3	N/A	1.50	1.50
AGP-2X	3.3	N/A	1.32	N/A
PCI33_3	3.3	3.3	N/A	N/A
PCI66_3	3.3	3.3	N/A	N/A
BLVDS/LVDS	2.5	N/A	N/A	N/A
LVPECL	3.3	N/A	N/A	N/A

Low Voltage Differential Signals

The Virtex-E family incorporates differential signalling (LVDS and LVPECL). Two pins are utilized for these signals to be connected to a Virtex-E device. These are known as differential pin pairs. Each differential pin pair has a Positive (P) and a Negative (N) pin. These pairs are labeled in the following manner.

I/O_L#[P/N]

where L = LVDS or LVPECL pin

= Pin Pair Number

P = Positive

N = Negative

I/O pins for differential signals can either be synchronous or asynchronous, input or output. The pin pairs can be used for synchronous input and output signals as well as asynchronous input signals. However, only some of the differential pairs can be used for asynchronous output signals.

Differential signals require the pins of a pair to switch almost simultaneously. If the signals driving the pins are from IOB flip-flops, they are synchronous. If the signals driving the pins are from internal logic, they are asynchronous. [Table 2](#) defines the names and function of the different types of differential pin pairs in the Virtex-E family.

Table 2: Differential Pin Pairs

Pin Name	Description
IO_L#[P/N] Example: IO_L22N	Represents a general I/O or a synchronous input/output differential signal. When used as a differential signal, N means Negative I/O and P means Positive I/O.
IO_L#[P/N]_Y Example: IO_L22N_Y	Represents a general I/O or a synchronous input/output differential signal, or a part-dependent asynchronous output differential signal.
IO_L#[P/N]_YY Example: O_L22N_YY	Represents a general I/O or a synchronous input/output differential signal, or an asynchronous output differential signal (for all devices within the same package.)
IO_LVDS_DLL_L#[P/N] Example: IO_LVDS_DLL_L16N	Represents a general I/O or a synchronous input/output differential signal, or a differential clock input signal or a DLL input. When used as a differential clock input, this pin is paired with the adjacent GCK pin. The GCK pin is always the positive input in the differential clock input configuration.

Differential Clock Pins

In addition to the four GCLKs in the Virtex family, the Virtex-E family has four IO_LVDS_DLL pins that can be paired with GCLKs to support up to four differential clocks. A differential clock input pair always includes one GCLK and the adjacent IO_LVDS_DLL pin. The GCLK pin is always the positive input in differential clock input configurations.

When differential clocks are not in use, these IO_LVDS_DLL pins can be used as single-ended I/Os or as DLL input pins.

DLL Input Pins

Four additional DLL input pins (IO_LVDS_DLL) can be used as inputs to the DLLs, for a total of eight usable inputs for DLLs in the Virtex-E family. This is very useful in clock mirroring applications.

Pinout Differences between the Virtex and Virtex-E Families

Equivalent Virtex-E and Virtex devices are pin-compatible (within the same package) with some minor exceptions listed in [Table 3](#).

XCV200E Device, FG456 Package

The Virtex-E XCV200E has two I/O pins swapped with the Virtex XCV200 to accommodate differential clock pairing.

XCV300E Device, BG432 Package

The Virtex-E XCV300E has eight pins (B26, C7, F1, F30, AE29, AF1, AH8, and AH24) connected to V_{CCINT} that are no-connect in the Virtex XCV300.

XCV400E Device, FG676 Package

The Virtex-E XCV400E has two I/O pins swapped with the Virtex XCV400 to accommodate differential clock pairing.

All Devices, PQ240 and HQ240 Packages

The Virtex devices in PQ240 and HQ240 packages do not have V_{CCO} banking, but Virtex-E devices do. To achieve this, eight Virtex I/O pins (P232, P207, P176, P146, P116, P85, P55, and P25) are now V_{CCO} pins in the Virtex-E family. This change also requires one Virtex IO_{VREF} pin to be swapped with a standard I/O pin.

Additionally, accommodating differential clock input pairs in Virtex-E caused some IO_{VREF} differences in the XCV400E and XCV600E devices only. Virtex IO_{VREF} pins P215 and P87 are Virtex-E IO_{VREF} pins P216 and P86, respectively. Virtex-E pins P215 and P87 are now IO_{LVDS_DLL} .

Table 3: Virtex Family Compared to Virtex-E Pin-out Differences

Part	Package	Pins	Virtex	Virtex-E
XCV200	FG456	E11, U11	I/O	No Connect
		B11, AA11	No Connect	IO_{LVDS_DLL}
XCV300	BG432	B26, C7, F1, F30, AE29, AF1, AH8, and AH24	No Connect	V_{CCINT}
XCV400	FG676	D13, Y13	I/O	No Connect
		B13, AF13	No Connect	IO_{LVDS_DLL}
XCV400/ 600	PQ240/ HQ240	P215, P87	IO_{VREF}	IO_{LVDS_DLL}
		P216, P86	I/O	IO_{VREF}
All	PQ240/ HQ240	P232, P207, P176, P146, P116, P85, P55, and P25	I/O	V_{CCO}
		P231	I/O	IO_{VREF}

Revision History

Date	Version	Revision
9/23/99	1.0	Initial Xilinx release
11/12/99	1.1	Revised I/O Standards supported on page 1.

© 1999 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <http://www.xilinx.com/legal.htm>. All other trademarks and registered trademarks are the property of their respective owners.